

CS184a: Computer Architecture (Structure and Organization)

Day 9: January 26, 2005
Modeling Instruction Space
and Empirical Comparisons



Last Time

- Instruction Requirements
- Instruction Space

Architecture Instruction Taxonomy

Control Threads (PCs)		pins/pts per Control Thread		Instruction Depth		Granularity		Architecture/Examples	
0	0	n/a							Hardwired Functional Unit (e.g. ECC/EDC Unit, FP MPY)
0	1	1							FPGA
n	1	w							Reconfigurable ALUs
			$n_c \cdot 1$						Bitwise SIMD
1	c	w							Traditional Processors
			$n_c \cdot w$						Vector Processors
1	c	1							DPGA
n	8	16							PADDI
			$c \cdot w$						VLIW
m	n	1							HSRA/SCORE
1	c	$n_c \cdot w$							MSIMD
			$c \cdot 1$						VEGA
m	1	8							PADDI-2
			$c \cdot w$						MIMD (traditional)

Today

- Instructions
 - Model Architecture
 - implied costs
 - gross application characteristics
- Empirical Data
 - Processors
 - FPGAs
 - Custom
 - Gate Array
 - Std. Cell
 - Full

Quotes

- *If it can't be expressed in figures, it is not science; it is opinion.* -- Lazarus Long

Modeling

- Why do we model?

Motivation

- Need to understand
 - How costly (big) is a solution
 - How compare to alternatives
 - Cost and benefit of flexibility

What we really want:

- Complete implementation of our application
- For each architectural alternatives
 - In same implementation technology
 - w/ multiple area-time points

Reality

- Seldom get it packaged that nicely
 - much work to do so
 - technology keeps moving
- Deal with
 - estimation from components
 - technology differences
 - few area-time points

Modeling Instruction Effects


- Restrictions from “ideal” save area
- Restriction from “ideal” limits usability (yield) of PE
- Want to understand effects
 - area model
 - utilization/yield model

Efficiency/Yield Intuition

- What happens when
 - Datapath is too wide?
 - Datapath is too narrow?
 - Instruction memory is too deep?
 - Instruction memory is too shallow?


Computing Device

- Composition
 - Bit Processing elements
 - Interconnect: space
 - Interconnect: time
 - Instruction Memory



Relative Sizes

- Bit Operator 10-20Kλ²
- Bit Operator Interconnect 500K-1Mλ²
- Instruction (w/ interconnect) 80Kλ²
- Memory bit (SRAM) 1-2Kλ²




Caltech CS184 Winter2005 -- DeHon

13

Model Area

$$A_{bit_elm} = A_{fixed} + \underbrace{N_{SW}(N_p, w, p) \cdot A_{SW}}_{\text{interconnect}} + \underbrace{\left(\frac{c}{w}\right) \cdot n_{ibits} \cdot A_{mem_cell}}_{\text{instruction memory}} + \underbrace{d \cdot A_{mem_cell}}_{\text{retiming memory}}$$



Caltech CS184 Winter2005 -- DeHon

14

Calibrate Model


FPGA	model $w = 1, d = c = 1, k = 4$	880Kλ ²
	Xilinx 4K	630Kλ ²
	Altera 8K	930Kλ ²
SIMD	model $w = 1000, c = 0, d = 64, k = 3$	170Kλ ²
	Abacus	190Kλ ²
Processor	model $w = 32, d = 32, c = 1024, k = 2$	2.6Mλ ²
	MIPS-X	2.1Mλ ²

Caltech CS184 Winter2005 -- DeHon

15

Peak Densities from Model

- Only 2 of 4 parameters
 - small slice of space
 - 100× density across
- Large difference in peak densities
 - large design space!



Caltech CS184 Winter2005 -- DeHon

16

Efficiency

- What do we want to maximize?
 - Useful work per unit silicon
 - (not potential/peak work)
- Yield Fraction / Area
- (or minimize (Area/Yield))

Caltech CS184 Winter2005 -- DeHon

17

Efficiency

- For comparison, look at relative efficiency to ideal.
- Ideal = architecture exactly matched to application requirements
- Efficiency = A_{ideal}/A_{arch}
- $A_{arch} = \text{Area Op}/\text{Yield}$

Caltech CS184 Winter2005 -- DeHon

18

Efficiency Calculation

$$\text{Efficiency} = \frac{A_{\text{matched_arch}}}{A_{\text{arch}}}$$

E.g.

If $w_{\text{task}} > w_{\text{arch}}$:

$$\text{Efficiency} = \frac{w_{\text{task}} \times A_{\text{bit_elm}}|w=w_{\text{task}}}{\left\lceil \frac{w_{\text{task}}}{w_{\text{arch}}} \right\rceil \times w_{\text{arch}} \times A_{\text{bit_elm}}|w=w_{\text{arch}}}$$


If $w_{\text{task}} < w_{\text{arch}}$:

$$\text{Efficiency} = \frac{w_{\text{task}} \times A_{\text{bit_elm}}|w=w_{\text{task}}}{w_{\text{arch}} \times A_{\text{bit_elm}}|w=w_{\text{arch}}}$$

Caltech CS184 Winter2005 -- DeHon

19

Efficiency: Width Mismatch




$c=1$,
16K PEs

Caltech CS184 Winter

20

Path Length


- How many primitive-operator delays before can perform next operation?
 - Reuse the resource



Caltech CS184 Winter2005 -- DeHon

21

Reuse



Pipeline and reuse at primitive-operator delay level.


How many times can I reuse each primitive operator?

Path Length: How much sequentialization is allowed (required)?

Caltech CS184 Winter2005 -- DeHon

22

Context Depth




Caltech CS184 Winter2005 -- DeHon

23

Efficiency with fixed Width

Path Length Context Depth




$w=1$,
16K PEs


Caltech CS184 Winter2005 -- DeHon

24

Ideal Efficiency (different model)




Robust point: $c \cdot A_{ctx} = A_{base}$



Caltech CS184 Winter2005 -- DeHon

Robust Point depend on Width



w=1


w=8

w=64

Caltech CS184 Winter2005 -- DeHon

26

Processors and FPGAs



FPGA
c=d=1, w=1, k=2


"Processor"
c=d=1024, w=64, k=2

27

Caltech CS184 Winter2005 -- DeHon

Intermediate Architecture

w=8
c=64
16K PEs



Hard to be robust
across entire space...

28

Caltech CS184 Winter2005 -- D

Caveats

- Model abstracts away many details which are important
 - interconnect (day 12--17)
 - control (day 21)
 - specialized functional units (next time)
- Applications are a heterogeneous mix of characteristics

29

Caltech CS184 Winter2005 -- DeHon

Modeling Message

- Architecture space is **huge**
- Easy to be very inefficient
- Hard to pick one point robust across entire space
- Why we have so many architectures?

30

Caltech CS184 Winter2005 -- DeHon

General Message

- Parameterize architectures
- Look at continuum
 - costs
 - benefits
- Often have competing effects
 - leads to maxima/minima

Big Ideas [MSB Ideas]

- Applications typically have structure
- Exploit this structure to reduce resource requirements
- Architecture is about understanding and exploiting structure and costs to reduce requirements

Big Ideas [MSB Ideas]

- Instruction organization induces a design space (taxonomy) for programmable architectures
- Arch. structure and application requirements mismatch \Rightarrow inefficiencies
- Model \Rightarrow visualize efficiency trends
- Architecture space is huge
 - can be very inefficient
 - need to learn to navigate


Empirical Comparisons


Empirical

- Ground modeling in some concretes
- Start sorting out
 - custom vs. configurable
 - spatial configurable vs. temporal

Full Custom


- Get to define all layers
- Use any geometry you like
- Only rules are process design rules
- CS181





- ### MPGA
- Metal Programmable Gate Array
 - Gates pre-placed (poly, diffusion)
 - Only get to define metal connections
 - Cheap – only have to pay for metal mask(s)
- Caltech CS184 Winter2005 -- DeHon 38

- ### MPGA vs. Custom?
- | | |
|--|--|
| <ul style="list-style-type: none"> • AMI CICC'83 <ul style="list-style-type: none"> – MPGA 1.0 – Std-Cell 0.7 – Custom 0.5 • Toshiba DSP <ul style="list-style-type: none"> – Custom 0.3 • Mosaid RAM <ul style="list-style-type: none"> – Custom 0.2 | <ul style="list-style-type: none"> • GE CICC'86 <ul style="list-style-type: none"> – MPGA 1.0 – Std-Cell 0.4--0.7 <ul style="list-style-type: none"> • FF/counter 0.7 • FullAdder 0.4 • RAM 0.2 <p style="text-align: center;">MPGA = Metal Programmable Gate Array
(traditional Gate Array)</p> |
|--|--|
- Caltech CS184 Winter2005 -- DeHon 39



- ### MPGAs
- Modern -- "Sea of Gates"
 - yield 35--70%
 - maybe $5k\lambda^2/\text{gate}$?
 - (quite a bit of variance)
-
- channelled
▲ sea of gates
- Caltech CS184 Winter2005 -- DeHon 41

FPGA Table

Year	Design	Organization	Max	λ	λ^2 area	cycle
1986	Xilinx 2K	CLB (4-LUT)	100	1μ	500K	20 ns
1988	Xilinx 3K	CLB (2x4-LUT)	320	0.6μ	1.3M	13 ns
1992	Xilinx 4K	CLB (2x4-LUT +)	1024	0.6μ	1.25M	7 ns
1995	Xilinx 5K	CLB (4x4-LUTS)	484	0.3μ	2.25M	6 ns
1995	Altera 8K	LE (4-LUT)	1296	0.3μ	920K	7.5 ns
1995	ORCA 2C	PLC (4x4-LUT)	900	0.3μ	4.3M	7 ns
1998	HSRA	BLB (5-LUT/2x4-LUT ?)	–	0.2μ	2M	4 ns
	Model	4-LUT	2K	–	800K	–
	Model	4-LUT	16K	–	1M	–

Caltech CS184 Winter2005 -- DeHon 42

Modern FPGAs

- APEX 20K1500E
 - 52K LEs
 - 0.18 μ m
 - 24mm \times 22mm
 - 1.25M λ^2 /LE
- XC2V1000
 - 10.44mm \times 9.90mm [source: Chipworks]
 - 0.15 μ m
 - 11,520 4-LUTs
 - 1.5M λ^2 /4-LUT



[Both also have RAM in cited area]

Caltech CS184 Winter2005 -- DeHon

43

Conventional FPGA Tile


K-LUT (typical k=4)
w/ optional
output Flip-Flop



Caltech CS184 Winter2005 -- DeHon

44


Toronto FPGA Model



Caltech CS184 Winter2005 -- DeHon

45


How many gates?



Caltech CS184 Winter2005 -- DeHon

46


"gates" in 2-LUT



Caltech CS184 Winter2005 -- DeHon

47

Now how many?



Caltech CS184 Winter2005 -- DeHon

48

Which gives:
More usable gates?
More gates/unit area?

Caltech CS184 Winter2005 -- DeHon 49

Gates Required?

Depth=3, Depth=2048?

Caltech CS184 Winter2005 -- DeHon 50

Gate metric for FPGAs?

- Day8: several components for computations
 - compute element
 - interconnect:
 - space
 - time
 - instructions
- Not all applications need in same **balance**
- Assigning a single “capacity” number to device is an oversimplification

Caltech CS184 Winter2005 -- DeHon 51

MPGA vs. FPGA

<ul style="list-style-type: none"> • MPGA (SOG GA) <ul style="list-style-type: none"> – $5K\lambda^2/\text{gate}$ – 35-70% usable (50%) – $7-17K\lambda^2/\text{gate net}$ 	<ul style="list-style-type: none"> • Xilinx XC4K <ul style="list-style-type: none"> – $1.25M\lambda^2/\text{CLB}$ – 17-48 gates (26?) – $26-73K\lambda^2/\text{gate net}$
---	--

• Ratio: 2--10 (5)
Adding ~2x Custom/MPGA,
Custom/FPGA ~10x

Caltech CS184 Winter2005 -- DeHon 52

MPGA vs. FPGA

<ul style="list-style-type: none"> • MPGA (SOG GA) <ul style="list-style-type: none"> $\lambda=0.6\mu$ $\tau_{gd}\sim 1\text{ns}$ 	<ul style="list-style-type: none"> • Xilinx XC4K <ul style="list-style-type: none"> $\lambda=0.6\mu$ 1-7 gates in 7ns 2-3 gates typical
---	---

• Ratio: 1--7 (2.5)

Caltech CS184 Winter2005 -- DeHon 53

Processors vs. FPGAs

Caltech CS184 Winter2005 -- DeHon 54

Processors and FPGAs

Metric: $\frac{4 \text{ input gate-evaluations}}{\lambda^2 \cdot s}$

Processor: $\frac{2 \times N_{ALU} \times w_{ALU}}{A_{proc} \times t_{cycle}}$ **FPGA:** $\frac{N_{ALUT}}{A_{array} \times t_{cycle}}$

Component Example

- Single die in 0.35μm
 - XC4085XL-09 3,136 CLBs 4.6ns
682 Bit Ops/ns
 - Alpha 1996 2×64b ALUs 2.3ns
55.7 Bit Ops/ns

[1 "bit op" = 2 gate evaluations]

Processors and FPGAs

Year	Design	Organization	λ	λ^2 area	cycle	$\frac{ge's}{\lambda^2 \cdot s}$
Microprocessors						
1984	MIPS	1 × 32	1.5μt	15M	250ns	17
1987	MIPS-X	1 × 32	1.0μt	68M	50ns	19
1994	MIPS	1 × 32	0.28μt	1.7G	2ns	19
1992	Alpha	1 × 64	0.38μt	1.7G	5ns	15
1995	Alpha	2 × 64	0.25μt	4.8G	3.3ns	18
1996	Alpha	2 × 64	0.18μt	6.8G	2.3ns	17
Reconfigurable ALUs						
1992	PADDI	8 × 16	0.6μt	126M	40ns	50
1995	PADDI-2	48 × 16	0.5μt	515M	20ns	150
FPGAs						
1986	Xilinx 2K	1 CLB (4 LUT)	1.0μt	500K	20ns	100
1988	Xilinx 3K	64 CLBs (2 4-LUT)	0.6μt	83M	13ns	120
1992	Xilinx 4K	49 CLBs (2 4-LUT)	0.6μt	61M	7ns	230
1995	Xilinx 5K	49 CLBs (4 4-LUT)	0.3μt	110M	6ns	290

Raw Density Summary

- Area
 - MPGA 2-3x Custom
 - FPGA 5x MPGA
- Area-Time
 - Gate Array 6-10x Custom
 - FPGA 15-20x Gate Array
 - Processor 10x FPGA

Raw Density Caveats

- Processor/FPGA may solve more specialized problem
- Problems have different resource balance requirements
 - ...can lead to low yield of raw density

Degrade from Peak

Degrade from Peak: FPGAs

- Long path length → not run at cycle
- Limited throughput requirement
 - bottlenecks elsewhere limit throughput req.
- Insufficient interconnect
- Insufficient retiming resources (bandwidth)

Caltech CS184 Winter2005 -- DeHon

61

Degrade from Peak: Processors

- Ops w/ no gate evaluations (interconnect)
- Ops use limited word width
- Stalls waiting for retimed data

$$E(\text{Functional Density}) = \frac{\text{Gate Evaluations}}{\text{Datapath Bit}} \times \frac{\text{Datapath Bits}}{\text{pinst}} \times \frac{\text{pinsts}}{\text{Issue Slot}} \times \frac{1}{\text{Clock Cycle} \times \text{area} \times t_{\text{cycle}}}$$

Caltech CS184 Winter2005 -- DeHon

62

Degrade from Peak: Custom/MPGA

- Solve more general problem than required
 - (more gates than really need)
- Long path length
- Limited throughput requirement
- Not needed or applicable to a problem

Caltech CS184 Winter2005 -- DeHon

63

Degrade Notes

- We'll cover these issues in more detail as we get into them later in the course

Caltech CS184 Winter2005 -- DeHon

64

Big Ideas [MSB Ideas]

- Raw densities:
custom:ga:fpga:processor
 - 1:5:100:1000
 - close gap with specialization

Caltech CS184 Winter2005 -- DeHon

65