

## CS184a: Computer Architecture (Structure and Organization)

Day 9: January 26, 2005  
Modeling Instruction Space  
and Empirical Comparisons



Caltech CS184 Winter2005 -- DeHon

## Last Time

- Instruction Requirements
- Instruction Space

2

## Architecture Instruction Taxonomy

Control Threads (PCs)			
Instructions per Control Thread			
Instruction Depth			
Granularity			
<b>Architecture/Examples</b>			
0 0 n/a Hardwired Functional Unit (e.g. ECC/EDC Unit, FP MPY)			
0	1	w	FPGA
$n$	1	w	Reconfigurable ALUs
	$n_r$	1	Bitwise SIMD
1	c	w	Traditional Processors
	$n_v$	w	Vector Processors
1	c	1	DPGA
	$n$	8 16	PADDI
	c	w	VLIW
m	$n$	1	HSPA/SCORE
	1	c	MSIMD
		c	VEGA
m	1	8 16	PADDI-2
	c	w	MIMD (traditional)

3

Caltech CS184 Winter2005 -- DeHon

## Today

- Instructions
  - Model Architecture
    - implied costs
    - gross application characteristics
- Empirical Data
  - Processors
  - FPGAs
  - Custom
    - Gate Array
    - Std. Cell
    - Full

4

Caltech CS184 Winter2005 -- DeHon

## Quotes

- *If it can't be expressed in figures, it is not science; it is opinion.* -- Lazarus Long

5

Caltech CS184 Winter2005 -- DeHon

## Modeling

- Why do we model?

6

Caltech CS184 Winter2005 -- DeHon

## Motivation

- Need to understand
  - How costly (big) is a solution
  - How compare to alternatives
  - Cost and benefit of flexibility

Caltech CS184 Winter2005 -- DeHon

7

## What we really want:

- Complete implementation of our application
- For each architectural alternatives
  - In same implementation technology
  - w/ multiple area-time points

Caltech CS184 Winter2005 -- DeHon

8

## Reality

- Seldom get it packaged that nicely
  - much work to do so
  - technology keeps moving
- Deal with
  - estimation from components
  - technology differences
  - few area-time points

Caltech CS184 Winter2005 -- DeHon

9

## Modeling Instruction Effects

- Restrictions from “ideal” save area
- Restriction from “ideal” limits usability (yield) of PE
- Want to understand effects
  - area model
  - utilization/yield model

Caltech CS184 Winter2005 -- DeHon

10

## Efficiency/Yield Intuition


- What happens when
  - Datapath is too wide?
  - Datapath is too narrow?
  - Instruction memory is too deep?
  - Instruction memory is too shallow?

Caltech CS184 Winter2005 -- DeHon

11

## Computing Device


- Composition
  - Bit Processing elements
  - Interconnect: space
  - Interconnect: time
  - Instruction Memory



12

## Relative Sizes

- Bit Operator  $10\text{-}20K\lambda^2$
- Bit Operator Interconnect  $500K\text{-}1M\lambda^2$
- Instruction (w/ interconnect)  $80K\lambda^2$
- Memory bit (SRAM)  $1\text{-}2K\lambda^2$




13

Caltech CS184 Winter2005 -- DeHon

## Model Area


$$A_{bit\_elm} = A_{fixed} + \frac{N_{SW}(N_p, w, p) \cdot A_{SW}}{\text{interconnect}} + \frac{\left(\frac{c}{w}\right) \cdot n_{ibits} \cdot A_{mem\_cell}}{\text{instruction memory}} + \frac{d \cdot A_{mem\_cell}}{\text{retiming memory}}$$



14

## Peak Densities from Model

- Only 2 of 4 parameters
  - small slice of space
  - 100x density across
- Large difference in peak densities
  - large design space!



Caltech CS184 Winter2005 -- DeHon

## Efficiency

- What do we want to maximize?
  - Useful work per unit silicon
  - (not potential/peak work)
- Yield Fraction / Area
- (or minimize (Area/Yield))

17

Caltech CS184 Winter2005 -- DeHon

## Efficiency

- For comparison, look at relative efficiency to ideal.
- Ideal = architecture exactly matched to application requirements
- Efficiency =  $A_{ideal}/A_{arch}$
- $A_{arch} = \text{Area Op/Yield}$

18

Caltech CS184 Winter2005 -- DeHon

## Efficiency Calculation

$$\text{Efficiency} = \frac{A_{\text{matched arch}}}{A_{\text{arch}}}$$

E.g.

If  $w_{\text{task}} > w_{\text{arch}}$ :

$$\text{Efficiency} = \frac{w_{\text{task}} \times A_{\text{bit\_elm}}|w=w_{\text{task}}}{\lceil \frac{w_{\text{task}}}{w_{\text{arch}}} \rceil \times w_{\text{arch}} \times A_{\text{bit\_elm}}|w=w_{\text{arch}}}$$


If  $w_{\text{task}} < w_{\text{arch}}$ :

$$\text{Efficiency} = \frac{w_{\text{task}} \times A_{\text{bit\_elm}}|w=w_{\text{task}}}{w_{\text{arch}} \times A_{\text{bit\_elm}}|w=w_{\text{arch}}}$$

19

Caltech CS184 Winter2005 -- DeHon

## Efficiency: Width Mismatch




20

Caltech CS184 Winter

## Path Length


- How many primitive-operator delays before can perform next operation?
- Reuse the resource



21


Caltech CS184 Winter2005 -- DeHon

## Reuse



Caltech CS184 Winter2005 -- DeHon


## Context Depth



23







Caltech CS184 Winter2005 -- DeHon

## Efficiency with fixed Width



24

Caltech CS184 Winter2005 -- DeHon



## General Message

- Parameterize architectures
- Look at continuum
  - costs
  - benefits
- Often have competing effects
  - leads to maxima/minima

Caltech CS184 Winter2005 -- DeHon

31

## Big Ideas [MSB Ideas]

- Applications typically have structure
- Exploit this structure to reduce resource requirements
- **Architecture is about understanding and exploiting structure and costs to reduce requirements**

Caltech CS184 Winter2005 -- DeHon

32

## Big Ideas [MSB Ideas]

- Instruction organization induces a design space (taxonomy) for programmable architectures
- Arch. structure and application requirements mismatch  $\Rightarrow$  inefficiencies
- Model  $\Rightarrow$  visualize efficiency trends
- Architecture space is huge
  - can be very inefficient
  - need to learn to navigate

Caltech CS184 Winter2005 -- DeHon

33

## Empirical Comparisons

Caltech CS184 Winter2005 -- DeHon

34

## Empirical


- Ground modeling in some concretes
- Start sorting out
  - custom vs. configurable
  - spatial configurable vs. temporal

Caltech CS184 Winter2005 -- DeHon

35

## Full Custom


- Get to define all layers
- Use any geometry you like
- Only rules are process design rules
- CS181



Caltech CS184 Winter2005 -- DeHon

36

## Standard Cell Area



Identify the full custom and standard cell regions on 386DX die  
<http://microscope.fsu.edu/chipshots/intel/386dxlarge.html> 37  
 Caltech CS184 Winter2005 -- DeHon

## MPGA

- Metal Programmable Gate Array
- Gates pre-placed (poly, diffusion)
- Only get to define metal connections
  - Cheap – only have to pay for metal mask(s)

38

Caltech CS184 Winter2005 -- DeHon


## MPGA vs. Custom?

- AMI CICC'83
    - MPGA 1.0
    - Std-Cell 0.7
    - Custom 0.5
  - Toshiba DSP
    - Custom 0.3
  - Mosaic RAM
    - Custom 0.2
- MPGA = Metal Programmable Gate Array  
 (traditional Gate Array)

39

Caltech CS184 Winter2005 -- DeHon

## Metal Programmable Gate Arrays




40

Caltech CS184 Winter2005 -- DeHon

## MPGAs

- Modern -- “Sea of Gates”
- yield 35--70%
- maybe  $5k\lambda^2/\text{gate}$  ?
  - quite a bit of variance



Caltech CS184 Winter2005 -- DeHon

## FPGA Table

Year	Design	Organization	Max	$\lambda$	$\lambda^2$ area	cycle
1986	Xilinx 2K	CLB (4-LUT)	100	$1\mu$	500K	20 ns
1988	Xilinx 3K	CLB (2x4-LUT)	320	$0.6\mu$	1.3M	13 ns
1992	Xilinx 4K	CLB (2x4-LUT +)	1024	$0.6\mu$	1.25M	7 ns
1995	Xilinx 5K	CLB (4x4-LUTS)	484	$0.3\mu$	2.25M	6 ns
1995	Altera 8K	LE (4-LUT)	1296	$0.3\mu$	920K	7.5 ns
1995	ORCA 2C	PLC (4x4-LUT)	900	$0.3\mu$	4.3M	7 ns
1998	HSRA	BLB (5-LUT/2x4-LUT ?)	–	$0.2\mu$	2M	4 ns
	Model	4-LUT	2K	–	800K	–
	Model	4-LUT	16K	–	1M	–

42

Caltech CS184 Winter2005 -- DeHon

## Modern FPGAs

- APEX 20K1500E
  - 52K LEs
  - $0.18\mu\text{m}$
  - $24\text{mm} \times 22\text{mm}$
  - $1.25\text{M}\lambda^2/\text{LE}$
  - $1.5\text{M}\lambda^2/4\text{-LUT}$
- XC2V1000
  - $10.44\text{mm} \times 9.90\text{mm}$   
[source: Chipworks]
  - $0.15\mu\text{m}$
  - 11,520 4-LUTs


[Both also have RAM in cited area]

43

Caltech CS184 Winter2005 -- DeHon

## Conventional FPGA Tile


K-LUT (typical k=4)  
w/ optional  
output Flip-Flop



Caltech CS184 Winter2005 -- DeHon

44


## Toronto FPGA Model



Caltech CS184 Winter2005 -- DeHon

45


## How many gates?



Caltech CS184 Winter2005 -- DeHon

46


## “gates” in 2-LUT



47


Caltech CS184 Winter2005 -- DeHon

## Now how many?




Caltech CS184 Winter2005 -- DeHon

48



49



50

- ### Gate metric for FPGAs?
- Day8: several components for computations
    - compute element
    - interconnect:
      - space
      - time
    - instructions
  - Not all applications need in same **balance**
  - Assigning a single “capacity” number to device is an oversimplification
- Caltech CS184 Winter2005 -- DeHon

51

- ### MPGA vs. FPGA
- MPGA (SOG GA)
    - $5K\lambda^2/\text{gate}$
    - 35-70% usable (50%)
    - $7-17K\lambda^2/\text{gate net}$
  - Xilinx XC4K
    - $1.25M\lambda^2/\text{CLB}$
    - 17-48 gates (26?)
    - $26-73K\lambda^2/\text{gate net}$
  - Ratio: 2--10 (5)
- Adding ~2x Custom/MPGA,  
Custom/FPGA ~10x
- Caltech CS184 Winter2005 -- DeHon

52

- ### MPGA vs. FPGA
- MPGA (SOG GA)
    - $\lambda=0.6\mu$
    - $\tau_{gd}\sim 1\text{ns}$
  - Xilinx XC4K
    - $\lambda=0.6\mu$
    - 1-7 gates in 7ns
    - 2-3 gates typical
  - Ratio: 1--7 (2.5)
- Caltech CS184 Winter2005 -- DeHon

53

- ### Processors vs. FPGAs
- Caltech CS184 Winter2005 -- DeHon

54

## Processors and FPGAs

**Metric:**  $\frac{4 \text{ input gate-evaluations}}{\lambda^2 \cdot \text{s}}$

**Processor:**  $\frac{2 \times N_{ALU} \times w_{ALU}}{A_{proc} \times t_{cycle}}$     **FPGA:**  $\frac{N_{4LUT}}{A_{array} \times t_{cycle}}$

Caltech CS184 Winter2005 -- DeHon

55

## Component Example

- Single die in  $0.35\mu\text{m}$ 

XC4085XL-09	3,136 CLBs	4.6ns
682 Bit Ops/ns		
Alpha 1996	2 $\times$ 64b ALUs	2.3ns
		55.7 Bit Ops/ns

[1 “bit op” = 2 gate evaluations]

Caltech CS184 Winter2005 -- DeHon

56

## Processors and FPGAs

Year	Design	Organization	$\lambda$	$\lambda^2$ area	cycle	$\frac{Gf's}{\lambda^2 \cdot s}$
<b>Microprocessors</b>						
1984	MIPS	$1 \times 32$	$1.5\mu$	15M	250ns	17
1987	MIPS-X	$1 \times 32$	$1.0\mu$	68M	50ns	19
1994	MIPS	$1 \times 32$	$0.28\mu$	1.7G	2ns	19
1992	Alpha	$1 \times 64$	$0.38\mu$	1.7G	5ns	15
1995	Alpha	$2 \times 64$	$0.25\mu$	4.8G	3.3ns	18
1996	Alpha	$2 \times 64$	$0.18\mu$	6.8G	2.3ns	17
<b>Reconfigurable ALUs</b>						
1992	PADDI	$8 \times 16$	$0.6\mu$	126M	40ns	50
1995	PADDI-2	$48 \times 16$	$0.5\mu$	515M	20ns	150
<b>FPGAs</b>						
1986	Xilinx 2K	1 CLB (4 LUT)	$1.0\mu$	500K	20ns	100
1988	Xilinx 3K	64 CLBs (24-LUT)	$0.6\mu$	83M	13ns	120
1992	Xilinx 4K	49 CLBs (24-LUT)	$0.6\mu$	61M	7ns	230
1995	Xilinx 5K	49 CLBs (4-LUT)	$0.3\mu$	110M	6ns	290

Caltech CS184 Winter2005 -- DeHon

57

## Raw Density Summary

- Area**
  - MPGA 2-3x Custom
  - FPGA 5x MPGA
- Area-Time**
  - Gate Array 6-10x Custom
  - FPGA 15-20x Gate Array
  - Processor 10x FPGA

Caltech CS184 Winter2005 -- DeHon

58

## Raw Density Caveats

- Processor/FPGA may solve more specialized problem
- Problems have different resource balance requirements
  - ...can lead to low yield of raw density

Caltech CS184 Winter2005 -- DeHon

59

## Degrade from Peak

Caltech CS184 Winter2005 -- DeHon

60

## Degrade from Peak: FPGAs

- Long path length → not run at cycle
- Limited throughput requirement
  - bottlenecks elsewhere limit throughput req.
- Insufficient interconnect
- Insufficient retiming resources (bandwidth)

Caltech CS184 Winter2005 -- DeHon

61

## Degrade from Peak: Processors

- Ops w/ no gate evaluations (interconnect)
- Ops use limited word width
- Stalls waiting for retimed data

$$E(\text{Functional Density}) = \frac{\text{Gate Evaluations}}{\text{Datapath Bit}} \times \frac{\text{Datapath Bits}}{\text{pinst}} \times \frac{\text{pinsts}}{\text{Issue Slot}}$$
$$\times \frac{\text{Issue Slots}}{\text{Clock Cycle}} \times \frac{1}{\text{area} \times t_{cycle}}$$

Caltech CS184 Winter2005 -- DeHon

62

## Degrade from Peak: Custom/MPGA

- Solve more general problem than required
  - more gates than really need)
- Long path length
- Limited throughput requirement
- Not needed or applicable to a problem

Caltech CS184 Winter2005 -- DeHon

63

## Degrade Notes

- We'll cover these issues in more detail as we get into them later in the course

Caltech CS184 Winter2005 -- DeHon

64

## Big Ideas [MSB Ideas]

- Raw densities:  
custom:ga:fpga:processor
  - 1:5:100:1000
  - close gap with specialization

Caltech CS184 Winter2005 -- DeHon

65