

CS184: Computer Architecture (Structure and Organization)

Day 7: January 21, 2005
Energy and Power



Caltech CS184 Winter2005 -- DeHon

Today

- Energy Tradeoffs?
- Voltage limits and leakage?
- Thermodynamics meets Information Theory
- Adiabatic Switching

2

Caltech CS184 Winter2005 -- DeHon

At Issue

- Many now argue power will be the ultimate scaling limit
 - (not lithography, costs, ...)
- Proliferation of portable and handheld devices
 - ...battery size and life biggest issues
- Cooling, energy costs may dominate cost of electronics

3

Caltech CS184 Winter2005 -- DeHon

What can we do about it?

$$E = \frac{1}{2} CV^2$$

$$\tau_{gd} = Q/I = (CV)/I$$

$$I_d = (\mu C_{OX}/2)(W/L)(V_{gs} - V_{TH})^2$$

4

Caltech CS184 Winter2005 -- DeHon

Tradeoff

- $E \approx V^2$
- $\tau_{gd} \approx 1/V$
- Can trade speed for energy
- $E \times (\tau_{gd})^2 \approx \text{constant}$

Martin *et al.* *Power-Aware Computing*, Kluwer 2001
<http://caltechcstr.library.caltech.edu/308/>

5

Caltech CS184 Winter2005 -- DeHon

Questions

- How far can this go?
 - (return to later in lecture)
- What do we do about slowdown?

6

Caltech CS184 Winter2005 -- DeHon

Parallelism

- We have Area-Time tradeoffs
- Compensate slowdown with additional parallelism



- ...trade Area for Energy → Architectural Option

Caltech CS184 Winter2005 -- DeHon

7

Ideal Example

- Perhaps: 1nJ/32b Op, 10ns cycle
- Cut voltage in half
- 0.25nJ/32b Op, 20ns cycle
- Two in parallel to complete 2ops/20ns
- 75% energy reduction

Caltech CS184 Winter2005 -- DeHon

8

Power Density Constrained Example

- Logic Density: 1 foo-op/mm²
- Energy cost: 10nJ/foo-op @ 10GHz
- Cooling limit: 100W/cm²
- How many foo-ops/cm²/s?
 - 10nJ/mm² x 100mm²/cm²=1000nJ/cm²
 - → top speed 100MHz
 - 100M x 100 foo-ops = 10¹⁰ foo-ops/cm²/s

Caltech CS184 Winter2005 -- DeHon

9

What can we support?

$$100W / cm^2 = \left(\frac{10nJ}{\left(\frac{t_{cycle}}{100ps} \right)^2} \right) \times 100 \times \left(\frac{1}{t_{cycle}} \right)$$

Caltech CS184 Winter2005 -- DeHon

10

(Pushing through the Math)

$$(t_{cycle})^3 = \frac{10nJ \times 100 \times (100ps)^2}{100J / s}$$

$$t_{cycle} = \sqrt[3]{10^{-8} \times (10^{-10})^2 s^3}$$

$$t_{cycle} = 4.64 \times 10^{-10} s \approx 500ps$$

Caltech CS184 Winter2005 -- DeHon

11

Improved Power

- How many foo-ops/cm²/s?
 - 2GHz x 100 foo-ops = 2 × 10¹¹ foo-ops/cm²/s
 - [vs. 100M x 100 foo-ops = 10¹⁰ foo-ops/cm²/s]

Caltech CS184 Winter2005 -- DeHon

12

How far?

13

Caltech CS184 Winter2005 -- DeHon

Limits

- Ability to turn off the transistor
- Noise
- Parameter Variations

14

Caltech CS184 Winter2005 -- DeHon

Sub Threshold Conduction

- To avoid leakage want I_{off} very small
- Use I_{on} for logic – determines speed
- Want I_{on}/I_{off} large

$$I_{off} = I_{VT} \times 10^{-(V_T/S)}$$

$$S = (\ln(10))\eta kT / e$$

[Frank, IBM J. R&D v46n2/3p235]

15

Caltech CS184 Winter2005 -- DeHon

Sub Threshold Conduction

- $S \approx 90\text{mV}$ for single gate
- $S \approx 70\text{mV}$ for double gate
- 4 orders of magnitude $I_{VT}/I_{off} \rightarrow V_T > 280\text{mV}$

$$I_{off} = I_{VT} \times 10^{-(V_T/S)}$$

$$S = (\ln(10))\eta kT / e$$

[Frank, IBM J. R&D v46n2/3p235]₁₆

Caltech CS184 Winter2005 -- DeHon

Thermodynamics

17

Caltech CS184 Winter2005 -- DeHon

Lower Bound?

- Reducing entropy costs energy
- Single bit gate output
 - Set from previous value to 0 or 1
 - Reduce state space by factor of 2
 - Entropy: $\Delta S = k \times \ln(\text{before/after}) = k \times \ln 2$
 - Energy = $T \Delta S = kT \times \ln(2)$
- Naively setting a bit costs at least $kT \times \ln(2)$

18

Caltech CS184 Winter2005 -- DeHon

Numbers (ITRS 2001)

- $kT \times \ln(2) = 2.87 \times 10^{-21} \text{J}$ (at R.T $K=300$)

Table 35b High-performance Logic Technology Requirements—Long-term

YEAR OF PRODUCTION	2010	2013	2016
DRAM λ PITCH (nm)	45	32	22
MPU / ASIC λ PITCH (nm)	50	35	25
Energy per ($W_{L_{gate}}=3$) device switching transition ($C_{gate} \times (3 \times L_{gate})^2$) (fJ/Device) [14]	0.015	0.007	0.002

Table 36b Low Operating Power (LOP) Logic Technology Requirements—Long-term

Energy per ($W_{L_{gate}}=3$) device switching transition ($C_{gate} \times (3 \times L_{gate})^2$) (fJ/Device) [11]	0.032	0.015	0.006
--	-------	-------	-------

$$0.002 \text{fJ} = 2 \times 10^{-18} \text{J}$$

Caltech CS184 Winter2005 -- DeHon

19

Sanity Check

- $CV^2 = 2 \times 10^{-18} \text{J}$
- $V = 0.4 \text{V}$
- $Q = CV = 5 \times 10^{-18} \text{ coulombs}$
- $e = 1.6 \times 10^{-19} \text{ coulombs}$
- $Q = 30 \text{ electrons?}$
- Energy in α particle?
 - $10^5 - 10^6 \text{ electrons?}$

Caltech CS184 Winter2005 -- DeHon

20

Hmm...

- $CV^2 = 2 \times 10^{-18} \text{J}$
- $300,000 \text{ nm}^2/\text{bit}$ (22nm)
- $\rightarrow 3 \times 10^6 \text{ gates/mm}^2$
- $6 \times 10^{-12} \text{ J/mm}^2$
- $6 \times 10^{-10} \text{ J/cm}^2$
- @ 100 W/cm^2

Caltech CS184 Winter2005 -- DeHon

21


Recycling...

- Thermodynamics only says we have to dissipate energy if we discard information
- Can we compute without discarding information?
- Can we use this?

Caltech CS184 Winter2005 -- DeHon

22

Three Reversible Primitives



Caltech CS184 Winter2005 -- DeHon

23

Universal Primitives


- These primitives
 - Are universal
 - Are all reversible
- If keep all the intermediates they produce
 - Discard no information
 - Can run computation in reverse

Caltech CS184 Winter2005 -- DeHon

24

Cleaning Up

- Can keep “erase” unwanted intermediates with reverse circuit



Caltech CS184 Winter2005 -- DeHon

25

Thermodynamics

- In theory, at least, thermodynamics does not demand that we dissipate any energy (power) in order to compute

Caltech CS184 Winter2005 -- DeHon

26

Adiabatic Switching

Caltech CS184 Winter2005 -- DeHon

27

Two Observations

1. Dissipate power through on-transistor charging capacitance
2. Discard capacitor charge at end of cycle


Caltech CS184 Winter2005 -- DeHon

28

Charge Cycle

- Charging capacitor

- $Q=CV$
- $E=QV$
- $E=CV^2$
 - Half in capacitor, half dissipated in pullup




[Athas/Koller/Svenson, USC/ISI CMOS-TR-2 1993]

Caltech CS184 Winter2005 -- DeHon

29

Adiabatic Switching

- Current source charging:
 - Ramp supplies slowly so supply constant current
 - $P=I^2R$
 - $E_{total}=P*T$
 - $Q=IT=CV$
 - $I=CV/T$
 - $E_{total}=I^2R*T=(CV/T)^2R*T$
 - $E_{total}=I^2R*T=(RC/T) CV^2$



Caltech CS184 Winter2005 -- DeHon

30

Impact of Adiabatic Switching

- $E_{total} = I^2 R \cdot T = (RC/T) CV^2$
- $RC = \tau_{gd}$
- $E_{total} \propto (\tau_{gd}/T)$
- Without reducing V
 - Can trade energy and time
- $E \times T = \text{constant}$

Caltech CS184 Winter2005 -- DeHon

31

Adiabatic Discipline


- Never turn on a device with a large voltage differential across it.
- $P = \Delta V^2 / R$

Caltech CS184 Winter2005 -- DeHon

32

SCRL Inverter

- Φ 's, nodes, at $V_{dd}/2$
- P1 at ground
- Slowly turn on P1
- Slow split Φ 's
- Slow turn off P1's
- Slow return Φ 's to $V_{dd}/2$




[Younis/Knight ISLPED(?) 1994]

33

Caltech CS184 Winter2005 -- DeHon

SCRL Inverter

- Basic operation
 - Set inputs
 - Split rails to compute output adiabatically
 - Isolate output
 - Bring rails back together
- Have transferred logic to output
- Still need to worry about resetting output adiabatically




34

Caltech CS184 Winter2005 -- DeHon

SCRL NAND

- Same basic idea works for nand gate
 - Set inputs
 - Adiabatically switch output
 - Isolate output
 - Reset power rails




35

Caltech CS184 Winter2005 -- DeHon

SCRL Cascade

- Cascade like domino logic
 - Compute phase 1
 - Compute phase 2 from phase 1...
- How do we restore the output?




36

Caltech CS184 Winter2005 -- DeHon

SCRL Pipeline

- We must **uncompute** the logic
 - Forward gates compute output
 - Reverse gate restore to $V_{dd}/2$



Caltech CS184 Winter2005 -- DeHon

37


SCRL Pipeline

- P1 high (F1 on; F1 inverse off)
 - $\Phi 1$ split: $a = F1(a_0)$
 - $\Phi 2$ split: $b = F2(F1(a_0))$
- $F2^{-1}(F2(F1(a_0))) = a$
- P1 low – now $F2^{-1}$ drives a
- F1 restore by $\Phi 1$ converge
- ...restore F2
- Use $F2^{-1}$ to restore a to $V_{dd}/2$ adiabatically

Caltech CS184 Winter2005 -- DeHon

38

SCRL Rail Timing



Caltech CS184 Winter2005 -- DeHon

39

SCRL


- Requires Reversible Gates to uncompute each intermediate
- All switching (except IO) is adiabatic
- Can, in principle, compute at any energy

Caltech CS184 Winter2005 -- DeHon

40

Trickiness

- Generating the ramped clock rails
 - Use LC circuits
 - Need high-Q resonators
- Making this efficient is key to practical implementation



Caltech CS184 Wint

Big Ideas

- Can trade time for energy
 - ...area for energy
- Noise and subthreshold conduction limit voltage scaling
- Thermodynamically admissible to compute without dissipating energy
- Adiabatic switching alternative to voltage scaling
- Can base CMOS logic on these observations

Caltech CS184 Winter2005 -- DeHon

42