

CS184a: Computer Architecture (Structure and Organization)

Day 6: January 19, 2005
VLSI Scaling



Caltech CS184 Winter2005 -- DeHon

Today

- VLSI Scaling Rules
- Effects
- Historical/predicted scaling
- Variations (cheating)
- Limits

2

Caltech CS184 Winter2005 -- DeHon

Why Care?

- In this game, we must be able to predict the future
- Rapid technology advance
- Reason about changes and trends
- re-evaluate prior solutions given technology at time X.

3

Caltech CS184 Winter2005 -- DeHon

Why Care

- Cannot compare against what competitor does today
 - but what they can do at time you can ship
- Careful not to fall off curve
 - lose out to someone who can stay on curve

4

Caltech CS184 Winter2005 -- DeHon


Scaling

- **Premise:** features scale “uniformly”
 - everything gets better in a predictable manner
- **Parameters:**
 - λ (lambda) -- Mead and Conway (class)
 - S -- Bohr
 - $1/\kappa$ -- Dennard


5

Caltech CS184 Winter2005 -- DeHon

Feature Size



λ is half the minimum feature size in a VLSI process




[minimum feature usually channel width]

6

Caltech CS184 Winter2005 -- DeHon

Scaling

- Channel Length (L)
- Channel Width (W)
- Oxide Thickness (T_{ox})
- Doping (N_a)
- Voltage (V)




Caltech CS184 Winter2005 -- DeHon

7

Scaling

- Channel Length (L) λ
- Channel Width (W) λ
- Oxide Thickness (T_{ox}) λ
- Doping (N_a) $1/\lambda$
- Voltage (V) λ



Caltech CS184 Winter2005 -- DeHon

8

Effects?

- Area
- Capacitance
- Resistance
- Threshold (V_{th})
- Current (I_d)
- Gate Delay (τ_{gd})
- Wire Delay (τ_{wire})
- Power

Caltech CS184 Winter2005 -- DeHon

9


Area

- $\lambda \rightarrow \lambda/\kappa$
- $A = L * W$
- $A \rightarrow A/\kappa^2$
- 130nm \rightarrow 90nm
- 50% area
- 2x capacity same area

Caltech CS184 Winter2005 -- DeHon


10

Area Perspective



Caltech

Capacity Scaling from Intel




SOURCES: VLSI Research, Inc., Integrated Circuit Engineering Corporation, Intel

12

Capacitance

- Capacitance per unit area

$$\begin{aligned} -C_{ox} &= \epsilon_{SiO_2} / T_{ox} \\ -T_{ox} &\rightarrow T_{ox} / \kappa \\ -C_{ox} &\rightarrow \kappa C_{ox} \end{aligned}$$




Caltech CS184 Winter2005 -- DeHon

13

Capacitance

- Gate Capacitance

$$\begin{aligned} \square C_{gate} &= A * C_{ox} \\ \square A &\rightarrow A / \kappa^2 \\ \square C_{ox} &\rightarrow \kappa C_{ox} \\ \square C_{gate} &\rightarrow C_{gate} / \kappa \end{aligned}$$



Caltech CS184 Winter2005 -- DeHon

14

Threshold Voltage

Before:

$$V_{th} = \frac{1}{C_{OX}} \left(-Q_{eff} + \left(2\epsilon_s q N_a (\phi_s + V_{s,sub}) \right)^{1/2} \right) + (W_f + \phi_s)$$

$$(W_f + \phi_s) \approx 0$$

adjust $V_{s,sub}$ so $(\phi_s + V_{s,sub}) \rightarrow \frac{(\phi_s + V_{s,sub})}{\kappa}$

After:

$$V'_{th} = \frac{1}{\kappa C_{OX}} \left(-Q_{eff} + \left(2\epsilon_s q N_a \frac{(\phi_s + V_{s,sub})}{\kappa} \right)^{1/2} \right)$$

$$V'_{th} \approx \frac{V_{th}}{\kappa}$$

Caltech CS184 Winter2005 -- DeHon

Threshold Voltage

- $V_{TH} \rightarrow V_{TH} / \kappa$

Caltech CS184 Winter2005 -- DeHon

16

Current

- Saturation Current

$$I_d = (\mu C_{OX} / 2) (W/L) (V_{gs} - V_{TH})^2$$

$$V_{gs} = V \rightarrow V / \kappa$$


$$V_{TH} \rightarrow V_{TH} / \kappa$$

$$W \rightarrow W / \kappa$$

$$L \rightarrow L / \kappa$$

$$C_{ox} \rightarrow \kappa C_{ox}$$

$$I_d \rightarrow I_d / \kappa$$




Caltech CS184 Winter2005 -- DeHon

17

Gate Delay

- $\tau_{gd} = Q/I = (CV)/I$
- $V \rightarrow V / \kappa$
- $I_d \rightarrow I_d / \kappa$
- $C \rightarrow C / \kappa$
- $\tau_{gd} \rightarrow \tau_{gd} / \kappa$




Caltech CS184 Winter2005 -- DeHon

18

Resistance

- $R = \rho L / (W \cdot t)$
- $W \rightarrow W / \kappa$
- L, t similar
- $R \rightarrow \kappa R$



Caltech CS184 Winter2005 -- DeHon

19

Wire Delay

- $\tau_{\text{wire}} = R \times C$
- $R \rightarrow \kappa R$
- $C \rightarrow C / \kappa$
- $\tau_{\text{wire}} \rightarrow \tau_{\text{wire}}$
- ...assuming (logical) wire lengths remain constant...
- Assume short wire or buffered wire
- (unbuffered wire ultimately scales as length squared)

Caltech CS184 Winter2005 -- DeHon

20

Power Dissipation (Static Load)

- Resistive Power
 - $P = V \cdot I$
 - $V \rightarrow V / \kappa$
 - $I_d \rightarrow I_d / \kappa$
 - $P \rightarrow P / \kappa^2$

Caltech CS184 Winter2005 -- DeHon

21

Power Dissipation (Dynamic)

- Capacitive (Dis)charging
 - $P = (1/2) C V^2 f$
 - $V \rightarrow V / \kappa$
 - $C \rightarrow C / \kappa$
 - $P \rightarrow P / \kappa^3$
- Increase Frequency?
 - $\tau_{\text{gd}} \rightarrow \tau_{\text{gd}} / \kappa$
 - So: $f \rightarrow \kappa f$?
 - $P \rightarrow P / \kappa^2$

Caltech CS184 Winter2005 -- DeHon

22

Effects?

- Area $1/\kappa^2$
- Capacitance $1/\kappa$
- Resistance κ
- Threshold (V_{th}) $1/\kappa$
- Current (I_d) $1/\kappa$
- Gate Delay (τ_{gd}) $1/\kappa$
- Wire Delay (τ_{wire}) 1
- Power $1/\kappa^2 \rightarrow 1/\kappa^3$

Caltech CS184 Winter2005 -- DeHon

23

ITRS Roadmap

- Semiconductor Industry rides this scaling curve
- Try to predict where industry going
 - (requirements...self fulfilling prophecy)
- <http://public.itrs.net>

Caltech CS184 Winter2005 -- DeHon

24

MOS Transistor *Scaling* (1974 to present)

S=0.7
[0.5x per 2 nodes]

Source: 2001 ITRS - Exec. Summary, ORTC Figure
Caltech CS184 Winter2005 -- DeHon

[from Andrew Kahng] 25

Half Pitch (= Pitch/2) Definition

Source: 2001 ITRS - Exec. Summary, ORTC Figure
Caltech CS184 Winter2005 -- DeHon

[from Andrew Kahng] 26

Scaling Calculator + Node Cycle Time:

250 → 180 → 130 → 90 → 65 → 45 → 32 → 22 → 16

0.7x, 0.7x, 0.5x

N, N+1, N+2

1994 NTRS - .7x/3yrs
Actual - .7x/2yrs
Linear Time

Node Cycle Time (T yrs):
*CARR(T) = $[(0.5)^{(1/2T \text{ yrs})}] - 1$
CARR(3 yrs) = -10.9%
CARR(2 yrs) = -15.9%

* CARR(T) = Compound Annual Reduction Rate (@ cycle time period, T)

Source: 2001 ITRS - Exec. Summary, ORTC Figure
Caltech CS184 Winter2005 -- DeHon

[from Andrew Kahng] 27

ITRS Roadmap Acceleration Continues...Gate Length

Source: 2001 ITRS - Exec. Summary, ORTC Figure
Caltech CS184 Winter2005 -- DeHon

[from Andrew Kahng] 28

ITRS 2003 Gate/Wire Scaling

Source: 2001 ITRS - Exec. Summary, ORTC Figure
Caltech CS184 Winter2005 -- DeHon

29

What happens to delays?

- If delays in gates/switching?
- If delays in interconnect?
- Logical interconnect lengths?

Source: 2001 ITRS - Exec. Summary, ORTC Figure
Caltech CS184 Winter2005 -- DeHon

30

Delays?


- If delays in gates/switching?
 - Delay reduce with $1/\kappa$ [λ]

Caltech CS184 Winter2005 -- DeHon

31

Delays

- Logical capacities growing
- Wirelengths?
 - No locality: $L \rightarrow \kappa$ (slower!)
 - Rent's Rule
 - $L \rightarrow n^{(p-0.5)}$
 - [$p > 0.5$]



Caltech CS184 Winter2005 -- DeHon

Compute Density

- Density = compute / (Area * Time)
 - κ^3 : compute density scaling $> \kappa$
 - κ^3 : gates dominate, $p < 0.5$
 - κ^2 : moderate p , good fraction of gate delay
 - [p from Rent's Rule again – more on Day12]
 - κ : large p (wires dominate area and delay)

Caltech CS184 Winter2005 -- DeHon

33

Power Density

- $P \rightarrow P/\kappa^2$ (static, or increase frequency)
- $P \rightarrow P/\kappa^3$ (dynamic, same freq.)
- $A \rightarrow A/\kappa^2$
- $P/A \rightarrow P/A \dots$ or $\dots P/\kappa A$

Caltech CS184 Winter2005 -- DeHon

34

Cheating...


- Don't like some of the implications
 - High resistance wires
 - Higher capacitance
 - Quantum tunnelling
 - Need for more wiring
 - Not scale speed fast enough

Caltech CS184 Winter2005 -- DeHon

35

Improving Resistance

- $R = \rho L / (W * t)$
- $W \rightarrow W/\kappa$
- L, t similar
- $R \rightarrow \kappa R$



- Don't scale t quite as fast.
- Decrease ρ (copper)

Caltech CS184 Winter2005 -- DeHon

36


Capacitance and Leakage

- Capacitance per unit area

$$-C_{ox} = \epsilon_{SiO_2} / T_{ox}$$

$$-T_{ox} \rightarrow T_{ox} / \kappa$$

$$-C_{ox} \rightarrow \kappa C_{ox}$$



Reduce Dielectric Constant ϵ (interconnect)
or Substitute for scaling T_{ox} (gate quantum tunneling)

Caltech CS184 Winter2005 -- DeHon

37

Threshold Voltage

Before:

$$V_{th} = \frac{1}{C_{OX}} \left(-Q_{eff} + (2\epsilon_s q N_a (\phi_s + V_{s-sub}))^{1/2} \right) + (W_f + \phi_s)$$

$$(W_f + \phi_s) \approx 0$$

adjust V_{s-sub} so $(\phi_s + V_{s-sub}) \rightarrow \frac{(\phi_s + V_{s-sub})}{\kappa}$

After:

$$V'_{th} = \frac{1}{\kappa C_{OX}} \left(-Q_{eff} + (2\epsilon_s q \kappa N_a (\phi_s + V_{s-sub}))^{1/2} \right)$$

$$V'_{th} \approx \frac{V_{th}}{\kappa}$$

Caltech CS184 Winter2005 -- DeHon

ITRS 2003

Table 47a High-performance Logic Technology Requirements—Near-term

Year of Production	2003	2004	2005	2006	2007	2008	2009
Technology Node	lp90						
DRAM % Pitch (nm)	100	90	80	70	63	57	50
1MP2/ASIC Metal 1 (M1) % Pitch (nm)	120	107	95	83	76	67	60
1MP2/ASIC % Pitch (nm)	107	95	80	70	63	57	50
1MP2 Physical Gate Length (nm)	63	55	47	40	37	32	28
Physical gate length high-performance (HP) (nm) [1]	43	37	32	28	25	22	20
Physical gate length high-performance (HP) (nm) [2]	45	37	32	28	25	22	20
ESD equivalent oxide thickness (physical) for high-performance (nm) [2]	1.3	1.2	1.1	1.0	0.9	0.8	0.8
Electrical thickness adjustment for gate depletion and inversion layer effect (nm) [1]	0.8	0.8	0.7	0.7	0.6	0.6	0.6
Equivalent electrical oxide thickness in inversion (nm) [4]	2.1	2.0	1.8	1.7	1.5	1.2	1.2
Interlevel metal insulator (minimum expected) - effective dielectric constant (k)	3.3-3.6	3.1-3.6	3.1-3.6	3.1-3.6	2.7-3.0	2.7-3.0	2.7-3.0
Interlevel metal insulator (minimum expected) - bulk dielectric constant (k)	<3.0	<2.7	<2.7	<2.7	<2.4	<2.4	<2.4

Table 81a

Caltech CS184 Winter2005 -- DeHon

39

High-K dielectric Survey

Table 2 Selected material and electrical properties of high-k gate dielectrics. Data compiled from Robertson [2], Gusev et al. [20], Hubbard and Schlom [19], and other sources.

Dielectric	Dielectric constant (bulk)	Bandgap (eV)	Conduction band offset (eV)	Leakage current reduction w.r.t. SiO ₂	Thermal stability w.r.t. silicon (MEIS data)
Silicon dioxide (SiO ₂)	3.9	9	3.5	N/A	>1050°C
Silicon nitride (Si ₃ N ₄)	7	5.3	2.4		>1050°C
Aluminum oxide (Al ₂ O ₃)	~10	8.8	2.8	10 ² -10 ³ x	~1000°C, RTA
Tantalum pentoxide (Ta ₂ O ₅)	25	4.4	0.36		Not thermodynamically stable with silicon
Lanthanum oxide (La ₂ O ₃)	~21	6 ^a	2.3		
Gadolinium oxide (Gd ₂ O ₃)	~12				
Yttrium oxide (Y ₂ O ₃)	~15	6	2.3	10 ² -10 ³ x	Silicate formation
Hafnium oxide (HfO ₂)	~20	6	1.5	10 ² -10 ³ x	~950°C
Zirconium oxide (ZrO ₂)	~23	5.8	1.4	10 ² -10 ³ x	~900°C
Strontium titanate (SrTiO ₃)		3.3	-0.1		
Zirconium silicate (ZrSiO ₄)		6 ^a	1.5		
Hafnium silicate (HfSiO ₃)		6 ^a	1.5		


^aEstimated value.

Wong/IBM J. of R&D, V46N2/3P133--168

Caltech CS184 Winter2005 -- DeHon


40

Wire Layers = More Wiring



Caltech CS184 Winter2005 -- DeHon

Typical chip cross-section illustrating hierarchical scaling methodology




[from Andrew Kahng]

Caltech CS184 Winter2005 -- DeHon

42

Improving Gate Delay

- $\tau_{gd} = Q/I = (CV)/I$
- $V \rightarrow V/\kappa$
- $I_d = (\mu C_{ox}/2)(W/L)(V_{gs} - V_{TH})^2$
- $I_d \rightarrow I_d/\kappa$
- $C \rightarrow C/\kappa$
- $\tau_{gd} \rightarrow \tau_{gd}/\kappa$



Caltech CS184 Winter2005 -- DeHon

43

...But

Power Dissipation (Dynamic)

- Capacitive (Dis)charging
 - $P = (1/2)CV^2f$
 - $V \rightarrow V/\kappa$
 - $C \rightarrow C/\kappa$
 - $P \rightarrow P/\kappa^3$
 - Increase Frequency?
 - $f \rightarrow \kappa f$?
 - $P \rightarrow P/\kappa^2$
- If not scale V, power dissipation not scale.

Caltech CS184 Winter2005 -- DeHon

44

...And Power Density

- $P \rightarrow P$ (increase frequency)
 - $P \rightarrow > P/\kappa$ (dynamic, same freq.)
 - $A \rightarrow A/\kappa^2$
 - $P/A \rightarrow \kappa P/A$... or ... $\kappa^2 P/A$
 - **Power Density Increases**
- ...this is where some companies have gotten into trouble...

Caltech CS184 Winter2005 -- DeHon

45

Physical Limits

- Doping?
- Features?

Caltech CS184 Winter2005 -- DeHon

46

Physical Limits

- Depended on
 - bulk effects
 - doping
 - current (many electrons)
 - mean free path in conductor
 - localized to conductors
- Eventually
 - single electrons, atoms
 - distances close enough to allow tunneling

Caltech CS184 Winter2005 -- DeHon

47

What Is A "Red Brick" ?

- **Red Brick = ITRS Technology Requirement with no known solution**
- Alternate definition: Red Brick = something that **REQUIRES** billions of dollars in R&D investment

[from Andrew Kahng]

Caltech CS184 Winter2005 -- DeHon

48

The "Red Brick Wall" - 2001 ITRS vs 1999

Table 1. 2001 Status of Red Brick Wall						
Year of production	2001	2003	2005	2007	2010	2016
DRAM half-pitch (nm)	130	100	80	65	45	22
Overlay accuracy (nm)	46	35	28	23	18	9
MPU gate length (nm)	90	65	45	35	25	13
CD control (nm)	8	5.5	3.9	3.1	2.2	1.1
T _{ox} (equivalent) (nm)	1.3-1.6	1.1-1.6	0.8-1.3	0.6-1.1	0.5-0.8	0.4-0.5
Junction depth (nm)	48-95	33-66	24-47	18-37	13-26	7-13
Metal cladding thickness (nm)	16	12	9	7	5	2.5
Intermetal dielectric constant, k	3.0-3.6	3.0-3.6	2.6-3.1	2.3-2.7	2.1	1.8

Table 2. 1999 Status of Red Brick Wall						
Year of production	1999	2002	2005	2008	2011	2014
DRAM half-pitch (nm)	180	130	100	70	50	35
Overlay accuracy (nm)	65	45	35	25	20	15
MPU gate length (nm)	140	85-90	65	45	30-32	20-22
CD control (nm)	14	9	6	4	3	2
T _{ox} (equivalent) (nm)	1.9-2.5	1.5-1.9	1.0-1.5	0.8-1.2	0.6-0.8	0.5-0.6
Junction depth (nm)	42-70	25-43	20-33	16-26	11-19	8-13
Metal cladding thickness (nm)	17	13	10	0	0	0
Intermetal dielectric constant, k	3.5-4.0	2.7-3.56	1.6-2.2	1.5	<1.5	<1.5

Source: Semiconductor International - <http://www.e-insite.net/semiconductor/index.asp?layout=article&articleId=CA187876>
 Caltech CS184 Winter2005 -- DeHon [from Andrew Kahng] 49

Conventional Scaling

- Ends in your lifetime
- ...perhaps in your first few years after grad school...

Caltech CS184 Winter2005 -- DeHon

50

Finishing Up...

Caltech CS184 Winter2005 -- DeHon

51

Big Ideas [MSB Ideas]

- Moderately predictable VLSI Scaling
 - unprecedented capacities/capability growth for engineered systems
 - **change**
 - be prepared to exploit
 - account for in comparing across time
 - ...but not for much longer

Caltech CS184 Winter2005 -- DeHon

52

Big Ideas [MSB-1 Ideas]

- Uniform scaling reasonably accurate for past couple of decades
- Area increase κ^2
 - Real capacity maybe a little less?
- Gate delay decreases ($1/\kappa$)
- Wire delay not decrease, maybe increase
- Overall delay decrease less than ($1/\kappa$)

Caltech CS184 Winter2005 -- DeHon

53