

CS184a: Computer Architecture (Structure and Organization)

Day 6: January 19, 2005
VLSI Scaling



Caltech CS184 Winter2005 -- DeHon

Today

- VLSI Scaling Rules
- Effects
- Historical/predicted scaling
- Variations (cheating)
- Limits

2

Why Care?

- In this game, we must be able to predict the future
- Rapid technology advance
- Reason about changes and trends
- re-evaluate prior solutions given technology at time X.

3

Why Care

- Cannot compare against what competitor does today
 - but what they can do at time you can ship
- Careful not to fall off curve
 - lose out to someone who can stay on curve


4

Scaling


- **Premise:** features scale “uniformly”
 - everything gets better in a predictable manner
- **Parameters:**
 - λ (lambda) -- Mead and Conway (class)
 - S -- Bohr
 - $1/\kappa$ -- Dennard

5

Feature Size



λ is half the minimum feature size in a VLSI process




6

Caltech CS184 Winter2005 -- DeHon

Scaling

- Channel Length (L)
- Channel Width (W)
- Oxide Thickness (T_{ox})
- Doping (N_a)
- Voltage (V)




Caltech CS184 Winter2005 -- DeHon

7

Scaling

- Channel Length (L) λ
- Channel Width (W) λ
- Oxide Thickness (T_{ox}) λ
- Doping (N_a) $1/\lambda$
- Voltage (V) λ



Caltech CS184 Winter2005 -- DeHon

8

Effects?

- Area
- Capacitance
- Resistance
- Threshold (V_{th})
- Current (I_d)
- Gate Delay (τ_{gd})
- Wire Delay (τ_{wire})
- Power

Caltech CS184 Winter2005 -- DeHon

9


Area

- $\lambda \rightarrow \lambda/\kappa$
- $A = L * W$
- $A \rightarrow A/\kappa^2$
- 130nm \rightarrow 90nm
- 50% area
- 2x capacity same area

Caltech CS184 Winter2005 -- DeHon


10

Area Perspective



Caltech

Capacity Scaling from Intel



12


Capacitance

- Capacitance per unit area

$$-C_{ox} = \epsilon_{SiO_2}/T_{ox}$$

$$-T_{ox} \rightarrow T_{ox}/\kappa$$

$$-C_{ox} \rightarrow \kappa C_{ox}$$




13

Caltech CS184 Winter2005 -- DeHon

Capacitance

- Gate Capacitance

$$\begin{aligned} C_{gate} &= A * C_{ox} \\ A &\rightarrow A/\kappa^2 \\ C_{ox} &\rightarrow \kappa C_{ox} \\ C_{gate} &\rightarrow C_{gate}/\kappa \end{aligned}$$



14

Caltech CS184 Winter2005 -- DeHon

Threshold Voltage

Before:

$$V_{th} = \frac{1}{C_{OX}} \left(-Q_{eff} + (2\epsilon_s q N_a (\phi_s + V_{sub}))^{1/2} \right) + (W_f + \phi_s)$$

$$(W_f + \phi_s) \approx 0$$

$$\text{adjust } V_{sub} \text{ so } (\phi_s + V_{sub}) \rightarrow \frac{(\phi_s + V_{sub})}{\kappa}$$

After:

$$V'_{th} = \frac{1}{\kappa C_{OX}} \left(-Q_{eff} + \left(2\epsilon_s q \kappa N_a \frac{(\phi_s + V_{sub})}{\kappa} \right)^{1/2} \right)$$

$$V'_{th} \approx \frac{V_{th}}{\kappa}$$

Caltech CS184 Winter2005 -- DeHon

Threshold Voltage

- $V_{TH} \rightarrow V_{TH}/\kappa$

16

Caltech CS184 Winter2005 -- DeHon

Current

- Saturation Current

$$I_d = (\mu C_{ox}/2)(W/L)(V_{gs} - V_{TH})^2$$

$$V_{gs} - V \rightarrow V/\kappa$$


$$V_{TH} \rightarrow V_{TH}/\kappa$$

$$W \rightarrow W/\kappa$$

$$L \rightarrow L/\kappa$$

$$C_{ox} \rightarrow \kappa C_{ox}$$

$$I_d \rightarrow I_d/\kappa$$




17

Caltech CS184 Winter2005 -- DeHon

Gate Delay

- $\tau_{gd} = Q/I = (CV)/I$
- $V \rightarrow V/\kappa$
- $I_d \rightarrow I_d/\kappa$
- $C \rightarrow C/\kappa$
- $\tau_{gd} \rightarrow \tau_{gd}/\kappa$




18

Caltech CS184 Winter2005 -- DeHon

Resistance

- $R = \rho L / (W * t)$

- $W \rightarrow W/\kappa$
- L, t similar



- $R \rightarrow \kappa R$

19

Caltech CS184 Winter2005 -- DeHon

Wire Delay

- $\tau_{\text{wire}} = R \times C$

- $R \rightarrow \kappa R$
- $C \rightarrow C/\kappa$

- $\tau_{\text{wire}} \rightarrow \tau_{\text{wire}}$

- ...assuming (logical) wire lengths remain constant...
- Assume short wire or buffered wire
- (unbuffered wire ultimately scales as length squared)

20

Caltech CS184 Winter2005 -- DeHon

Power Dissipation (Static Load)

- Resistive Power

- $-P = V^* I$

- $-V \rightarrow V/\kappa$

- $-I_d \rightarrow I_d/\kappa$

- $-P \rightarrow P/\kappa^2$

21

Caltech CS184 Winter2005 -- DeHon

Power Dissipation (Dynamic)

- Capacitive (Dis)charging

- $\bullet P = (1/2)CV^2f$

- $\bullet V \rightarrow V/\kappa$

- $\bullet C \rightarrow C/\kappa$

- $\bullet P \rightarrow P/\kappa^3$

- Increase Frequency?

- $\bullet \tau_{gd} \rightarrow \tau_{gd}/\kappa$

- $\bullet \text{So: } f \rightarrow \kappa f ?$

- $\bullet P \rightarrow P/\kappa^2$

22

Caltech CS184 Winter2005 -- DeHon

Effects?

- | | |
|---------------------------------------|-------------------------------------|
| • Area | $1/\kappa^2$ |
| • Capacitance | $1/\kappa$ |
| • Resistance | κ |
| • Threshold (V_{th}) | $1/\kappa$ |
| • Current (I_d) | $1/\kappa$ |
| • Gate Delay (τ_{gd}) | $1/\kappa$ |
| • Wire Delay (τ_{wire}) | 1 |
| • Power | $1/\kappa^2 \rightarrow 1/\kappa^3$ |

23

Caltech CS184 Winter2005 -- DeHon

ITRS Roadmap

- Semiconductor Industry rides this scaling curve
- Try to predict where industry going – (requirements...self fulfilling prophecy)
- <http://public.itrs.net>

24

Caltech CS184 Winter2005 -- DeHon

MOS Transistor **Scaling** (1974 to present)

S=0.7
[0.5x per 2 nodes]




Source: 2001 ITRS - Exec. Summary, ORTC Figure
Caltech CS184 Winter2005 -- DeHon


[from Andrew Kahng]

25

Half Pitch (= Pitch/2) Definition




Source: 2001 ITRS - Exec. Summary, ORTC Figure
Caltech CS184 Winter2005 -- DeHon



[from Andrew Kahng]

26

Scaling Calculator + Node Cycle Time:




Source: 2001 ITRS - Exec. Summary, ORTC Figure
Caltech CS184 Winter2005 -- DeHon

[from Andrew Kahng]

27

$$\begin{aligned} \text{Node Cycle Time (T yrs):} \\ * \text{CARR}(T) = \\ [(0.5)^{(1/T \text{ yrs})}] - 1 \\ \text{CARR(3 yrs)} = -10.9\% \\ \text{CARR(2 yrs)} = -15.9\% \end{aligned}$$

ITRS Roadmap Acceleration Continues...Gate Length




Source: 2001 ITRS - Exec. Summary, ORTC Figure
Caltech CS184 Winter2005 -- DeHon

[from Andrew Kahng]

28

ITRS 2003 Gate/Wire Scaling



Caltech CS184 Winter2005 -- DeHon

29

What happens to delays?

- If delays in gates/switching?
- If delays in interconnect?
- Logical interconnect lengths?

Caltech CS184 Winter2005 -- DeHon

30

Delays?


- If delays in gates/switching?
 - Delay reduce with $1/\kappa$ [λ]

Caltech CS184 Winter2005 -- DeHon

31

Delays

- Logical capacities growing
- Wirelengths?
 - No locality: $L \rightarrow \kappa$ (slower!)
 - Rent's Rule
 - $L \rightarrow n^{(p-0.5)}$
 - $[p > 0.5]$



Caltech CS184 Winter2005 -- DeHon

Compute Density

- Density = compute / (Area * Time)
- κ^3 : compute density scaling \propto
- κ^3 : gates dominate, $p < 0.5$
- κ^2 : moderate p , good fraction of gate delay
 - [p from Rent's Rule again – more on Day12]
- κ : large p (wires dominate area and delay)

Caltech CS184 Winter2005 -- DeHon

33

Power Density

- $P \rightarrow P/\kappa^2$ (static, or increase frequency)
- $P \rightarrow P/\kappa^3$ (dynamic, same freq.)
- $A \rightarrow A/\kappa^2$
- $P/A \rightarrow P/A \dots$ or ... $P/\kappa A$

Caltech CS184 Winter2005 -- DeHon

34

Cheating...


- Don't like some of the implications
 - High resistance wires
 - Higher capacitance
 - Quantum tunnelling
 - Need for more wiring
 - Not scale speed fast enough

Caltech CS184 Winter2005 -- DeHon

35

Improving Resistance

- $R = \rho L / (W * t)$
- $W \rightarrow W/\kappa$
- L, t similar
- $R \rightarrow \kappa R$



- Don't scale t quite as fast.
- Decrease ρ (copper)


Caltech CS184 Winter2005 -- DeHon

36

Capacitance and Leakage

- Capacitance per unit area

$$\begin{aligned} -C_{ox} &= \epsilon_{SiO_2}/T_{ox} \\ -T_{ox} &\rightarrow T_{ox}/\kappa \\ -C_{ox} &\rightarrow \kappa C_{ox} \end{aligned}$$



Reduce Dielectric Constant ϵ (interconnect)

or Substitute for scaling T_{ox} (gate quantum tunneling)

37

Caltech CS184 Winter2005 -- DeHon

Threshold Voltage

Before:

$$V_{th} = \frac{1}{C_{OX}} \left(-Q_{eff} + (2\epsilon_s q N_a (\phi_s + V_{sub}))^{1/2} \right) + (W_f + \phi_s)$$

$$(W_f + \phi_s) \approx 0$$

$$\text{adjust } V_{sub} \text{ so } (\phi_s + V_{sub}) \rightarrow \frac{(\phi_s + V_{sub})}{\kappa}$$

After:

$$\begin{aligned} V'_{th} &= \frac{1}{\kappa C_{OX}} \left(-Q_{eff} + \left(2\epsilon_s q \kappa N_a \frac{(\phi_s + V_{sub})}{\kappa} \right)^{1/2} \right) \\ V'_{th} &\approx \frac{V_{th}}{\kappa} \end{aligned}$$

Caltech CS184 Winter2005 -- DeHon

ITRS 2003

Table 47a High-performance Logic Technology Requirements—Near-term

Year of Production	2003	2004	2005	2006	2007	2008	2009
Technology Node							
DRAM 1x Pitch (nm)	490	390	300	270	230	200	20
MPU/ASIC Metal 1 (M1) 1x Pitch (nm)	200	90	80	70	60	37	20
MPU/ASIC 2x Pitch (nm)	220	107	93	83	76	67	40
MPU/ASIC 3x Pitch (nm)	207	90	80	70	63	37	30
MPU Physical Gate Length (nm)	65	38	43	40	33	32	28
MPU Physical Gate Length (nm) (HP)	43	37	32	28	23	22	20
Physical gate length high-performance (HP) (nm) [1]	45	37	32	28	25	22	20
EOT equivalent oxide thickness (physical) for high-performance (nm) [2]	1.3	1.2	1.1	1.0	0.9	0.8	0.8
Electrical thickness adjustment for gate depletion and inversion layer effect (nm) [2]	0.8	0.8	0.7	0.7	0.6	0.6	0.6
Equivalent electrical oxide thickness in inversion (nm) [2]	2.1	2.0	1.8	1.7	1.5	1.2	1.2
Interlevel metal insulator (minimum expected) – effective dielectric constant (κ)							
Interlevel metal insulator (minimum expected) – bulk dielectric constant (κ)	3.3–3.6	3.1–3.6	3.1–3.6	3.1–3.6	2.7–3.0	2.7–3.0	2.7–3.0
Interlevel metal insulator (minimum expected) – effective dielectric constant (κ)							
Interlevel metal insulator (minimum expected) – bulk dielectric constant (κ)	<3.0	<2.7	<2.7	<2.7	<2.4	<2.4	<2.4

Table 81a

Caltech CS184 Winter2005 -- DeHon

39

High-K dielectric Survey

Table 2 Selected material and electrical properties of high-K gate dielectrics. Data compiled from Robertson [25], Genc et al. [20], Hubbard and Schlim [19], and other sources.

Dielectric	Dielectric constant (bulk)	Bandgap (eV)	Conduction band offset (eV)	Leakage current reduction w.r.t. SiO_2	Thermal stability w.r.t. silicon (MEIS data)
Silicon dioxide (SiO_2)	3.9	9	3.5	N/A	>100°C
Silicon nitride (Si_3N_4)	7	5.3	2.4	>100°C	
Aluminum oxide (Al_2O_3)	~10	8.8	2.8	10^7 – 10^8 x	~100°C, RTA
Tantalum pentoxide (Ta_2O_5)	25	4.4	0.36		Not thermodynamically stable with silicon
Lanthanum oxide (La_2O_3)	~21	6*	2.3		
Gadolinium oxide (Gd_2O_3)	~12				
Yttrium oxide (Y_2O_3)	~15	6	2.3	10^4 – 10^5 x	Silicate formation
Hafnium oxide (HfO_2)	~20	6	1.5	10^4 – 10^5 x	~950°C
Zirconium oxide (ZrO_2)	~23	5.8	1.4	10^4 – 10^5 x	~900°C
Strontium titanate ($SrTiO_3$)	3.3	~0.1			
Zirconium silicate ($ZrSiO_4$)	6*	1.5			
Hafnium silicate ($HfSiO_4$)	6*	1.5			


*Estimated value.

Wong/IBM J. of R&D, V46N2/3P133–168

40


Caltech CS184 Winter2005 -- DeHon

Wire Layers = More Wiring



Caltech CS184 Winter2005 -- DeHon

Typical chip cross-section illustrating hierarchical scaling methodology




Caltech CS184 Winter2005 -- DeHon

[from Andrew Kahng]

42

Improving Gate Delay

- $\tau_{gd} = Q/I = (CV)/I$
- $V \rightarrow V/\kappa$
- $I_d = (\mu C_{Ox}/2)(W/L)(V_{gs} - V_{TH})^2$
- $I_d \rightarrow I_d/\kappa$
- $C \rightarrow C/\kappa$
- $\tau_{gd} \rightarrow \tau_{gd}/\kappa$
 - Lower C.
 - Don't scale V.



43

Caltech CS184 Winter2005 -- DeHon

...But Power Dissipation (Dynamic)

- Capacitive (Dis)charging
 - $P = (1/2)CV^2f$
 - $V \rightarrow V/\kappa$
 - $C \rightarrow C/\kappa$
 - $P \rightarrow P/\kappa^2$
- Increase Frequency?
 - $f \rightarrow kf$?
 - $P \rightarrow P/\kappa^2$

If not scale V, power dissipation not scale.

44

Caltech CS184 Winter2005 -- DeHon

...And Power Density

- $P \rightarrow P$ (increase frequency)
- $P \rightarrow P/\kappa$ (dynamic, same freq.)
- $\square A \rightarrow A/\kappa^2$
- $P/A \rightarrow \kappa P/A \dots \text{or} \dots \kappa^2 P/A$
- Power Density Increases**

...this is where some companies have gotten into trouble...

45

Caltech CS184 Winter2005 -- DeHon

Physical Limits

- Doping?
- Features?

46

Caltech CS184 Winter2005 -- DeHon

Physical Limits

- Depended on
 - bulk effects
 - doping
 - current (many electrons)
 - mean free path in conductor
 - localized to conductors
- Eventually
 - single electrons, atoms
 - distances close enough to allow tunneling

47

Caltech CS184 Winter2005 -- DeHon

What Is A “Red Brick” ?

- Red Brick = ITRS Technology Requirement with no known solution
- Alternate definition: Red Brick = something that REQUIRES billions of dollars in R&D investment

[from Andrew Kahng]

48

Caltech CS184 Winter2005 -- DeHon

The “Red Brick Wall” - 2001 ITRS vs 1999

Table 1. 2001 Status of Red Brick Wall						
Year of production	2001	2003	2005	2007	2010	2016
DRAM half-pitch (nm)	130	100	80	65	45	22
Overlay accuracy (nm)	46	35	28	23	18	9
MPU gate length (nm)	90	65	45	35	25	13
CD control (nm)	8	5.5	3.9	3.1	2.2	1.1
T_{ox} (equivalent) (nm)	1.3-1.6	1.1-1.6	0.8-1.3	0.6-1.1	0.5-0.8	0.4-0.5
Junction depth (nm)	48-95	33-66	24-47	18-37	13-26	7-13
Metal cladding thickness (nm)	16	12	9	7	5	2.5
Intermetal dielectric constant, k	3.0-3.6	3.0-3.6	2.8-3.1	2.3-2.7	2.1	1.8

Table 2. 1999 Status of Red Brick Wall

Table 2. 1999 Status of Red Brick Wall						
Year of production	1999	2002	2005	2008	2011	2014
DRAM half-pitch (nm)	180	130	100	70	50	35
Overlay accuracy (nm)	65	45	35	25	20	15
MPU gate length (nm)	140	85-90	65	45	30-32	20-22
CD control (nm)	14	9	6	4	3	2
T_{ox} (equivalent) (nm)	1.9-2.5	1.5-1.9	1.0-1.5	0.8-1.2	0.6-0.8	0.5-0.6
Junction depth (nm)	42-70	25-43	20-33	16-26	11-19	8-13
Metal cladding thickness (nm)	17	13	10	0	0	0
Intermetal dielectric constant, k	3.5-4.0	2.7-3.56	1.6-2.2	1.5	<1.5	<1.5

Source: Semiconductor International - <http://www.e-insite.net/semiconductor/index.asp?layout=article&articleId=CA187876>
Caltech CS184 Winter2005 -- DeHon [from Andrew Kahng]

49

Conventional Scaling

- Ends in your lifetime
- ...perhaps in your first few years after grad school...

50

Caltech CS184 Winter2005 -- DeHon

Finishing Up...

Caltech CS184 Winter2005 -- DeHon

51

Big Ideas [MSB Ideas]

- Moderately predictable VLSI Scaling
 - unprecedented capacities/capability growth for engineered systems
 - **change**
 - be prepared to exploit
 - account for in comparing across time
 - ...but not for much longer

52

Big Ideas [MSB-1 Ideas]

- Uniform scaling reasonably accurate for past couple of decades
- Area increase κ^2
 - Real capacity maybe a little less?
- Gate delay decreases ($1/\kappa$)
- Wire delay not decrease, maybe increase
- Overall delay decrease less than ($1/\kappa$)

53

Caltech CS184 Winter2005 -- DeHon