

CS184a: Computer Architecture (Structure and Organization)

Day 5: January 14, 2005
ALUs, Virtualization...



Last Time


- Memory
- Memories pack state compactly
- ...began to hint about memories as interconnect

Today

- ALUs
- Virtualization
- Datapath Operation
- Memory
 - unbounded
 - impact on computability
 - ...continue unpacking the role of memory...

From Monday

- Given a task: $y = Ax^2 + Bx + C$
- Saw how to share primitive operators
- Got down to one of each



Very naively


- Might seem we need one of each different type of operator

..But

- Doesn't fool us
- We already know that **nand** gate (and many other things) are universal
- So, we know, we can build a universal compute operator

This Example

- $y = Ax^2 + Bx + C$
- Know a single adder will do




Caltech CS184 Winter2005 -- DeHon

Is an Adder Universal?


- Assuming interconnect:
 - (big assumption as we'll see later)

– Consider:

A: 001a
B: 000b
S: 00cd



- What's c?



Caltech CS184 Winter2005 -- DeHon

Practically


- To reduce (some) interconnect
- and to reduce number of operations
- do tend to build a bit more general "universal" computing function

Caltech CS184 Winter2005 -- DeHon

9

Arithmetic Logic Unit (ALU)


- Observe:
 - with small tweaks can get many functions with basic adder components



Caltech CS184 Winter2005 -- DeHon

10

ALU



Caltech CS184 Winter2005 -- DeHon

11

ALU Functions

- A+B w/ Carry
- B-A
- A xor B (squash carry)
- A*B (squash carry)
- /A
- B<<1

Caltech CS184 Winter2005 -- DeHon

12

Table Lookup Function

- Observe 2: only $2^{2^3}=256$ functions of 3 inputs
 - 3-inputs = A, B, carry in from lower
- Two, 3-input Lookup Tables
 - give all functions of 2-inputs and a cascade
 - 8b to specify function of each lookup table
- LUT = LookUp Table

Caltech CS184 Winter2005 -- DeHon

13

What does this mean?

- With only one active component
 - ALU, **nand** gate, LUT
- Can implement **any** function
 - given appropriate
 - state registers
 - muxes (interconnect)
 - Control
- Compare: Universal Turing Machine

Caltech CS184 Winter2005 -- DeHon

14

Defining Terms

Fixed Function:

- Computes one function (e.g. FP-multiply, divider, DCT)
- Function defined at fabrication time


Programmable:

- Computes “any” computable function (e.g. Processor, DSPs, FPGAs)
- Function defined after fabrication

Caltech CS184 Winter2005 -- DeHon

15

Revisit Example



- We do see a proliferation of memory and muxes -- what do we do about that?

Caltech CS184 Winter2005 -- DeHon

16

Virtualization

Caltech CS184 Winter2005 -- DeHon



17

Back to Memories

- State in memory more compact than “live” registers
 - shared input/output/drivers
- If we’re sequentializing, only need one (few) data item at a time anyway
 - i.e. sharing compute unit, might as well share interconnect
- Shared interconnect also gives muxing function

Caltech CS184 Winter2005 -- DeHon

18



Control

- Still need that controller which directed which state, went where, and when
- Has more work now,
 - also say what operations for compute unit

21

Caltech CS184 Winter2005 -- DeHon

Implementing Control

- Implementing a single, fixed computation
 - might still just build a custom FSM

22

Caltech CS184 Winter2005 -- DeHon

...and Programmable

- At this point, it's a small leap to say maybe the controller can be programmable as well
- Then have a building block which can implement anything
 - within state and control programmability bounds

23

Caltech CS184 Winter2005 -- DeHon


Simplest Programmable Control

- Use a memory to “record” control instructions
- “Play” control with sequence

24

Caltech CS184 Winter2005 -- DeHon

Our "First" Programmable Architecture




Caltech

25

Instructions

- Identify the bits which control the function of our programmable device as:


– *Instructions*



Caltech CS184 Winter2005 -- DeHon

What have we done?

- Taken a computation: $y = Ax^2 + Bx + C$
- Turned it into operators and interconnect



- Decomposed operators into a basic primitive: Additions, ALU, ...nand


Caltech CS184 Winter2005 -- DeHon

27


What have we done?

- Said we can implement it on as few as one of **compute unit** {ALU, LUT, nand}

- Added a unit for **state**



- Added an **instruction** to tell single, universal unit how to act as each operator in original graph



Caltech CS184 Winter2005 -- DeHon



Virtualization

- We've *virtualized* the computation
- No longer need one **physical** compute unit for each operator in original computation
- Can suffice with shared operator(s)
-and a **description** of how each operator behaved
- and a place to store the intermediate data between operators

Caltech CS184 Winter2005 -- DeHon

29

Virtualization



Caltech CS184 Winter2005 -- DeHon

30

Why Interesting?

- Memory compactness
- This works and was interesting because
 - the area to describe a computation, its interconnect, and its state
 - is much smaller than the physical area to spatially implement the computation
- e.g. traded multiplier for
 - few memory slots to hold state
 - few memory slots to describe operation
 - time on a shared unit (ALU)

Caltech CS184 Winter2005 -- DeHon

31


Generalizing Programmable, Virtualized Computation

Caltech CS184 Winter2005 -- DeHon

32

Programmable Memory Control

- Use two memories as cheap dual-ported memory
- Read independently
- Write to both




Caltech CS184 Winter2005 -- DeHon

33

Programming an Operation


- Consider:
 - $C = (A+2B) \& 00001111$
- Cannot do this all at once
 - But can do it in pieces



Caltech CS184 Winter2005 -- DeHon

Programming an Operation


- Consider: $C = (A+2B) \& 00001111$
- Find a place for A, B, C
 - A – slot 0
 - B – slot 1
 - C – slot 7
 - 00001111 – slot 4



Caltech CS184 Winter2005 -- DeHon

Programming an Operation


- Consider: $C = (A+2B) \& 00001111$
- Decompose into pieces
 - Compute 2B
 - Add A and 2B
 - AND sum with mask



Caltech CS184 Winter2005 -- DeHon

ALU Encoding

- Each operation has some bit sequence
- ADD 0000
- SUB 0010
- INV 0001
- SLL 1110
- SLR 1100
- AND 1000




Caltech CS184 Winter2005 -- DeHon

37

Programming an Operation


- Decompose into pieces
 - Compute 2B `0000 1 001 001 010`
 - Add A and 2B `0000 1 000 010 011`
 - AND sum with mask `1000 1 011 100 111`



Caltech CS184 Winter2005 -- DeHon

Instruction Control

- Add a counter to sequence through operations



Caltech CS184 Winter2005 --

Programming the Operation


- Consider:
 - $C = (A + 2B) \& 00001111$
- Decompose into pieces
 - Compute 2B `0000 1 001 001 010`
 - Add A and 2B `0000 1 000 010 011`
 - AND sum with mask `1000 1 011 100 111`
- Now becomes the task of filling in the memory

Caltech CS184 Winter2005 -- DeHon

40

Instruction Control


- $Op \ w \ src1 \ src2 \ dst$
- 000: `0000 1 001 001 010`
- 001: `0000 1 000 010 011`
- 010: `1000 1 011 100 111`



Caltech CS184 Winter2005 --

Executing the Program


- To execute program
 - Keep track of state of machine
 1. Value of counter
 2. Contents of instruction memory
 3. Contents of data memory



Caltech CS184 Winter2005 -- DeHon

Machine State: Initial

- Counter: 0
- Instruction Memory:
 - 000: 0000 1 001 001 010
 - 001: 0000 1 000 010 011
 - 010: 1000 1 011 100 111
- Data Memory:
 - 000: A
 - 001: B
 - 010: ?
 - 011: ?
 - 100: 00001111
 - 101: ?
 - 110: ?
 - 111: ?




Caltech CS184 Winter2005 -- DeHon

43

First Operation

- Counter: 0
- Instruction Memory:
 - 000: 0000 1 001 001 010**
 - 001: 0000 1 000 010 011
 - 010: 1000 1 011 100 111
- Data Memory:
 - 000: A
 - 001: B
 - 010: ?
 - 011: ?
 - 100: 00001111
 - 101: ?
 - 110: ?
 - 111: ?




Caltech CS184 Winter2005 -- DeHon

44

First Operation Complete

- Counter: 0
- Instruction Memory:
 - 000: 0000 1 001 001 010**
 - 001: 0000 1 000 010 011
 - 010: 1000 1 011 100 111
- Data Memory:
 - 000: A
 - 001: B
 - 010: **2B**
 - 011: ?
 - 100: 00001111
 - 101: ?
 - 110: ?
 - 111: ?




Caltech CS184 Winter2005 -- DeHon

45

Update Counter

- Counter: 1
- Instruction Memory:
 - 000: 0000 1 001 001 010
 - 001: 0000 1 000 010 011
 - 010: 1000 1 011 100 111
- Data Memory:
 - 000: A
 - 001: B
 - 010: 2B
 - 011: ?
 - 100: 00001111
 - 101: ?
 - 110: ?
 - 111: ?




Caltech CS184 Winter2005 -- DeHon

46

Second Operation

- Counter: 1
- Instruction Memory:
 - 000: 0000 1 001 001 010
 - 001: 0000 1 000 010 011**
 - 010: 1000 1 011 100 111
- Data Memory:
 - 000: A
 - 001: B
 - 010: 2B
 - 011: ?
 - 100: 00001111
 - 101: ?
 - 110: ?
 - 111: ?




Caltech CS184 Winter2005 -- DeHon

47

Second Operation Complete

- Counter: 1
- Instruction Memory:
 - 000: 0000 1 001 001 010
 - 001: 0000 1 000 010 011**
 - 010: 1000 1 011 100 111
- Data Memory:
 - 000: A
 - 001: B
 - 010: 2B
 - 011: **A+2B**
 - 100: 00001111
 - 101: ?
 - 110: ?
 - 111: ?




Caltech CS184 Winter2005 -- DeHon

48

Update Counter

- Counter: 2
- Instruction Memory:
 - 000: 0000 1 001 001 010
 - 001: 0000 1 000 010 011
 - 010: 1000 1 011 100 111
- Data Memory:
 - 000: A
 - 001: B
 - 010: 2B
 - 011: A+2B
 - 100: 00001111
 - 101: ?
 - 110: ?
 - 111: ?




Caltech CS184 Winter2005 -- DeHon

49

Third Operation

- Counter: 2
- Instruction Memory:
 - 000: 0000 1 001 001 010
 - 001: 0000 1 000 010 011
 - 010: 1000 1 011 100 111
- Data Memory:
 - 000: A
 - 001: B
 - 010: 2B
 - 011: A+2B
 - 100: 00001111
 - 101: ?
 - 110: ?
 - 111: ?




Caltech CS184 Winter2005 -- DeHon

50

Third Operation Complete

- Counter: 2
- Instruction Memory:
 - 000: 0000 1 001 001 010
 - 001: 0000 1 000 010 011
 - 010: 1000 1 011 100 111
- Data Memory:
 - 000: A
 - 001: B
 - 010: 2B
 - 011: A+2B
 - 100: 00001111
 - 101: ?
 - 110: ?
 - 111: (A+2B) & ...



Caltech CS184 Winter2005 -- DeHon

51

Result

- Can sequence together primitive operations in time
- **Communicating** state through memory
 - Memory as interconnect
- To perform “arbitrary” operations

Caltech CS184 Winter2005 -- DeHon

52

“Any” Computation? (Universality)

- Any computation which can “fit” on the programmable substrate
- **Limitations:** hold entire computation and intermediate data

Caltech CS184 Winter2005 -- DeHon

53

Motivating Questions

- What is required for recursion?
- What is the role of
 - new
 - malloc
 - cons

Caltech CS184 Winter2005 -- DeHon

54

- Consider
 - routine to produce an n-element vector sum
 - downloading an image off the web
 - decompressing a downloaded file
 - read input string from user

“Any” Computation

- Computation can be of any size
- Consider UTM with unbounded input tape to describe computation

Computation Evolves During Execution

- Conventional think:
 - program graph unfolds with
 - procedure calls
 - thread spawns
 - unfold state with
 - new
 - malloc

Computing Evolves During Execution


- What’s happening?
 - new, malloc -- allocating new state for virtual operators
 - procedure calls and spawns -- unfolding the actual compute graph
 - from a range of possible graphs
 - use computation to **define** the computation

Example: Contrast

- | | |
|---|--|
| <ul style="list-style-type: none"> • Vsum(a,b) <ul style="list-style-type: none"> – c = new int[a.length()]; – for(l=0;l<a.length();l++) <ul style="list-style-type: none"> • c[l]=a[l]+b[l]; – return(c) | <ul style="list-style-type: none"> • Vsum4(a,b,c) <ul style="list-style-type: none"> – c[0]=a[0]+b[0]; – c[1]=a[1]+b[1]; – c[2]=a[2]+b[2]; – c[3]=a[3]+b[3]; |
|---|--|


Computation: vsum4

- Vsum4(a,b,c)
 - c[0]=a[0]+b[0];
 - c[1]=a[1]+b[1];
 - c[2]=a[2]+b[2];
 - c[3]=a[3]+b[3];



Computation: vsum


- Vsum(a,b)
 - c = new int[a.length()];
 - for(l=0;l<a.length();l++)
 - c[l]=a[l]+b[l];
 - return(c)



Caltech CS184 Winter2005 -- DeHon

Compute Vsum4 on datapath

- Vsum4(a,b,c)
 - c[0]=a[0]+b[0];
 - c[1]=a[1]+b[1];
 - c[2]=a[2]+b[2];
 - c[3]=a[3]+b[3];



Put A's in A, B's in B
Store C's in A at end.


ADD 0,0→0
ADD 1,1→1
ADD 2,2→2
ADD 3,3→3

62

Caltech CS184 Winter2005 -- DeHon

Compute Vsum4

- Vsum4(a,b,c)
 - c[0]=a[0]+b[0];
 - c[1]=a[1]+b[1];
 - c[2]=a[2]+b[2];
 - c[3]=a[3]+b[3];



Op w src1 src2 dst


ADD 0,0→0	000: 0000 1 000 000 000
ADD 1,1→1	001: 0000 1 001 001 001
ADD 2,2→2	010: 0000 1 010 010 010
ADD 3,3→3	011: 0000 1 011 011 011

63

Caltech CS184 Winter2005 -- DeHon

Compute Vsum

- Vsum(a,b)
 - c = new int[a.length()];
 - for(l=0;l<a.length();l++)
 - c[l]=a[l]+b[l];
 - return(c)




64

Caltech CS184 Winter2005 -- DeHon

Compute Vsum

- Vsum(a,b)
 - c = new int[a.length()];
 - for(l=0;l<a.length();l++)
 - c[l]=a[l]+b[l];
 - return(c)




Can't do it.

- Must be able to apply operations to arbitrary data.
- Must run data dependent set of ops.

65



Caltech CS184 Winter2005 -- DeHon

Add Branching



Caltech CS184 Winter2005 -- DeHon

66



New Ops

- Important new operations:
 - $DST \leftarrow B[Asrc]$

Instr: ALUOP Bsel Write Bsrc Asrc DST Baddr
 B r 1 xxx Asrc DST xxx

- $B[Asrc] \leftarrow Bsrc$

Instr: ALUOP Bsel Write Bsrc Asrc DST Baddr
 B w 1 Bsrc Asrc xxx xxx

69

Caltech CS184 Winter2005 -- DeHon

Compute Vsum

- $Vsum(a,b)$
 - $c = \text{new int}[a.length()];$
 - $\text{for}(l=0; l < a.length(); l++)$
 - $c[l] = a[l] + b[l];$
 - $\text{return}(c)$

- a, b addresses in Bmem
- Values at offset 0, 1, ... length
- Length at offset -1
- a, b in slots 0, 1 respectively
- Put c in slot 2
- top unallocated memory in slot 3

70

Caltech CS184 Winter2005 -- DeHon

Compute Vsum

- $Vsum(a,b)$
 - $c = \text{new int}[a.length()];$
 - $\text{for}(l=0; l < a.length(); l++)$
 - $c[l] = a[l] + b[l];$
 - $\text{return}(c)$

```

// allocate c
Slot 2 ← Slot 3 // start at top mem
Slot 4 ← SUB Slot 1, #1 // a-1
Slot 4 ← [Slot 4] // read a.length
Slot 3 ← Slot 3 + Slot 4 // increase
Slot 3 ← Slot 3 + 1 // +1 length
[Slot 2] ← Slot 4 // store length
Slot 2 ← Slot 2 + 1 // incr past len
  
```

71

Caltech CS184 Winter2005 -- DeHon

Compute Vsum

- $Vsum(a,b)$
 - $c = \text{new int}[a.length()];$
 - $\text{for}(l=0; l < a.length(); l++)$
 - $c[l] = a[l] + b[l];$
 - $\text{return}(c)$

Plan:


- 4: $a.length$ (already there)
- 5: i
- 6: $cptr$
- 7: $aptr$
- 8: $bptr$

72

Caltech CS184 Winter2005 -- DeHon

Compute Vsum

- Vsum(a,b)
 - c = new int[a.length()];
 - for(i=0; i<a.length(); i++)
 - c[i]=a[i]+b[i];
 - return(c)



Plan:

4: a.length	Slot 5 ← #0 // initialize I
5: i	Slot 6 ← Slot 2 // cptr
6: cptr	Slot 7 ← Slot 0 // aptr
7: aptr	Slot 8 ← Slot 1 // bptr
8: bptr	

Compute Vsum

- Vsum(a,b)
 - c = new int[a.length()];
 - for(i=0; i<a.length(); i++)
 - c[i]=a[i]+b[i];
 - return(c)

Loop:

Slot 9 ← SUB Slot 4, Slot 5
BRZ Slot 9 End
Slot 10 ← [Slot 7] // a[i]
Slot 11 ← [Slot 8] // b[i]
Slot 10 ← Slot 10 + Slot 11
[Slot 6] ← Slot 10 // c[i]
Slot 6 ← Slot 6 + #1
Slot 7 ← Slot 7 + #1
Slot 8 ← Slot 7 + #1
Slot 5 ← Slot 5 + #1
BRZ #0 Loop:
End:

Memory Function

- Allow unbounded computation
- Allow computational graph to evolve during computation

Computational Strength

- With memory appropriately arranged:
 - can now compute unbounded computations
 - ...but finite
- As close as we'll come to a Turing Machine



Computing Capability Review

- Gates:
 - boolean logic
 - finite functions
- Gates and registers:
 - Finite Automata
 - some infinite functions
- Memories with allocation
 - unbounded functions
 - TM w/in the limits of available memory

Admin Comments

- No Class on Monday (MLK Holiday)
- Multiple readings for Friday
 - Feynman, Frank

Big Ideas [MSB Ideas]

- Memory: efficient way to hold state
 - ...and allows us to describe/implement computations of unbounded size
- State can be \ll computation [area]
- Resource sharing: key trick to reduce area
- Memory key tool for Area-Time tradeoffs
- “configuration” signals allow us to generalize the utility of a computational operator

Caltech CS184 Winter2005 -- DeHon

79

Big Ideas [MSB-1 Ideas]

- ALUs and LUTs as universal compute elements
- First programmable computing unit
- Two key functions of memory
 - retiming
 - instructions
 - description of computation

Caltech CS184 Winter2005 -- DeHon

80