

CS184a: Computer Architecture (Structure and Organization)

Day 3: January 10, 2005
Arithmetic and Pipelining



Caltech CS184 Winter2005 -- DeHon

Last Time

- Boolean logic \Rightarrow computing **any** finite function
- Sequential logic \Rightarrow computing **any** finite automata
 - included some functions of unbounded size
- Saw gates and registers
 - ...and a few properties of logic

Caltech CS184 Winter2005 -- DeHon

Today

- Addition
 - organization
 - design space
 - area, time
- Pipelining
- Temporal Reuse
 - area-time tradeoffs

Caltech CS184 Winter2005 -- DeHon

Example: Bit Level Addition

- Addition
 - (everyone knows how to do addition base 2, right?)
- C:** 11011010000
A: 01101101010
B: 01100101100
S: 11110010110

Caltech CS184 Winter2005 -- DeHon

Addition Base 2

- $A = a_{n-1} * 2^{(n-1)} + a_{n-2} * 2^{(n-2)} + \dots + a_1 * 2^1 + a_0 * 2^0$
 $= \sum (a_i * 2^i)$
- $S = A + B$
- $s_i = (\text{xor } a_i b_i) (\text{xor } a_i b_i)$
- $\text{carry}_i = (a_{i-1} + b_{i-1} + \text{carry}_{i-1}) \geq 2$
 $= (\text{or } (\text{and } a_{i-1} b_{i-1}) (\text{and } a_{i-1} \text{ carry}_{i-1})$
 $\quad (\text{and } b_{i-1} \text{ carry}_{i-1}))$

Caltech CS184 Winter2005 -- DeHon


Adder Bit

- $S = (\text{xor } a b \text{ carry})$
- $t = (\text{xor2 } a b); s = (\text{xor2 } t \text{ carry})$
- $\text{xor2} = (\text{and } (\text{not } (\text{and2 } a b))$
 $\quad (\text{not } (\text{and2 } (\text{not } a) (\text{not } b))))$
- $\text{carry} = (\text{not } (\text{and2 } (\text{not } (\text{and2 } a b))$
 $\quad (\text{and2 } (\text{not } (\text{and2 } b \text{ carry}))) (\text{not } (\text{and2 } a \text{ carry}))))$

Caltech CS184 Winter2005 -- DeHon


Ripple Carry Addition

- Shown operation of each bit
- Often convenient to define logic for each bit, then assemble:
 - **bit slice**



Caltech CS184 Winter2005 -- DeHon

Ripple Carry Analysis



- Area: $O(N)$ [6n]
- Delay: $O(N)$ [2n]

Caltech CS184 Winter2005 -- DeHon

Can we do better?

Caltech CS184 Winter2005 -- DeHon


Important Observation

- Do we have to wait for the carry to show up to begin doing useful work?
 - We do have to know the carry to get the right answer.
 - But, it can only take on two values

Caltech CS184 Winter2005 -- DeHon

Idea

- Compute both possible values and select correct result when we know the answer



Caltech CS184 Winter2005 -- DeHon

Preliminary Analysis

- DRA--Delay Ripple Adder
- $DRA(n) = k \cdot n$
- $DRA(n) = 2 \cdot DRA(n/2)$
- DP2A-- Delay Predictive Adder
- $DP2A = DRA(n/2) + D(\text{mux}2)$
- ...almost half the delay!


Caltech CS184 Winter2005 -- DeHon

Recurse

- If something works once, do it again.
- Use the predictive adder to implement the first half of the addition

Caltech CS184 Winter2005 -- DeHon

Recurse



Caltech CS184 Winter2005 -- DeHon

Recurse

- If something works once, do it again.
- Use the predictive adder to implement the first half of the addition
- $DP4A(n)=DRA(n/4) + D(\text{mux}2) + D(\text{mux}2)$
- $DP4A(n)=DRA(n/4)+2*D(\text{mux}2)$

Caltech CS184 Winter2005 -- DeHon

Recurse

- By know we realize we've been using the wrong recursion
 - should be using the DPA in the recursion
- $DPA(n) = DPA(n/2) + D(\text{mux}2)$
- $DPA(n)=\log_2(n)*D(\text{mux}2)+C$


Caltech CS184 Winter2005 -- DeHon

Another Way (Parallel Prefix)

Caltech CS184 Winter2005 -- DeHon

CLA


- Think about each adder bit as a computing a function on the carry in
 - $C[i]=g(c[i-1])$
 - Particular function f will depend on $a[i], b[i]$
 - $G=f(a,b)$



Caltech CS184 Winter2005 -- DeHon

Functions

- What functions can $g(c[i-1])$ be?
 - $g(x)=1$
 - $a[i]=b[i]=1$
 - $g(x)=x$
 - $a[i]$ xor $b[i]=1$
 - $g(x)=0$
 - $A[i]=b[i]=0$



Caltech CS184 Winter2005 -- DeHon


Functions

- What functions can $g(c[i-1])$ be?
 - $g(x)=1$ Generate
 - $a[i]=b[i]=1$
 - $g(x)=x$ Propagate
 - $a[i]$ xor $b[i]=1$
 - $g(x)=0$ Squash
 - $A[i]=b[i]=0$

Caltech CS184 Winter2005 -- DeHon

Combining

- Want to combine functions
 - Compute $c[i]=g_i(g_{i-1}(c[i-2]))$
 - Compute compose of two functions
- What functions will the compose of two of these functions be?
 - Same as before
 - Propagate, generate, squash



Caltech CS184 Winter2005 -- DeHon

Compose Rules (LSB MSB)

- | | |
|--|--|
| <ul style="list-style-type: none"> GG GP GS PG PP PS | <ul style="list-style-type: none"> SG SP SS |
|--|--|

Caltech CS184 Winter2005 -- DeHon


Compose Rules (LSB MSB)

- | | |
|--|--|
| <ul style="list-style-type: none"> GG = G GP = G GS = S PG = G PP = P PS = S | <ul style="list-style-type: none"> SG = G SP = S SS = S |
|--|--|

Caltech CS184 Winter2005 -- DeHon


Combining

- Do it again...
- Combine $g[i-3,i-2]$ and $g[i-1,i]$
- What do we get?




Caltech CS184 Winter2005 -- DeHon

Reduce Tree



Caltech CS184 Winter2005 -- DeHon

Prefix Tree



Caltech CS184 Winter2005 -- DeHon

Parallel Prefix

- Important **Pattern**
- Applicable any time operation is associative
- Function Composition is always associative

Caltech CS184 Winter2005 -- DeHon

Note: Constants Matter

- Watch the constants
- Asymptotically this RPA is great
- For small adders can be smaller with
 - fast ripple carry
 - larger combining than 2-ary tree
 - mix of techniques
- ...will depend on the technology primitives and cost functions

Caltech CS184 Winter2005 -- DeHon

Two's Complement

- Everyone seemed to know Two's complement
- 2's complement:
 - positive numbers in binary
 - negative numbers
 - subtract 1 and invert
 - (or invert and add 1)

Caltech CS184 Winter2005 -- DeHon

Two's Complement

- $2 = 010$
- $1 = 001$
- $0 = 000$
- $-1 = 111$
- $-2 = 110$

Caltech CS184 Winter2005 -- DeHon

Addition of Negative Numbers?

- ...just works

A: 111	A: 110	A: 111	A: 111
B: 001	B: 001	B: 010	B: 110
S: 000	S: 111	S: 001	S: 101

Caltech CS184 Winter2005 -- DeHon

Subtraction


- Negate the subtracted input and use adder
 - which is:

- invert input and add 1
 - works for both positive and negative input
- $-001 \rightarrow 110 + 1 = 111$
 $-111 \rightarrow 000 + 1 = 001$
 $-000 \rightarrow 111 + 1 = 000$
 $-010 \rightarrow 101 + 1 = 110$
 $-110 \rightarrow 001 + 1 = 010$

Caltech CS184 Winter2005 -- DeHon

Subtraction (add/sub)

- Note:** you can use the “unused” carry input at the LSB to perform the “add 1”



Caltech CS184 Winter2005 -- DeHon

Overflow?

A: 111	A: 110	A: 111	A: 111
B: 001	B: 001	B: 010	B: 110
S: 000	S: 111	S: 001	S: 101

A: 001	A: 011	A: 111
B: 001	B: 001	B: 100
S: 010	S: 100	S: 011

- Overflow=(A.s==B.s)*(A.s!=S.s)


Caltech CS184 Winter2005 -- DeHon

Reuse

Caltech CS184 Winter2005 -- DeHon

Reuse


- In general, we want to reuse our components in time
 - not disposable logic
- How do we do that?
 - Wait until done, someone's used output



Caltech CS184 Winter2005 -- DeHon


Reuse: “Waiting” Discipline

- Use registers and timing (or acknowledgements) for orderly progression of data



Caltech CS184 Winter2005 -- DeHon


Example: 4b Ripple Adder



- Recall 2 gates/FA
- Latency: 8 gates to S3
- Throughput: 1 result / 8 gate delays max

Caltech CS184 Winter2005 -- DeHon


Can we do better?



Caltech CS184 Winter2005 -- DeHon

Stagger Inputs


- Correct if expecting A,B[3:2] to be staggered one cycle behind A,B[1:0]
- ...and succeeding stage expects S[3:2] staggered from S[1:0]



Caltech CS184 Winter2005 -- DeHon


Align Data / Balance Paths

Good discipline to line up pipe stages in diagrams.



Caltech CS184 Winter2005 -- DeHon

Example: 4b RA pipe 2



- Recall 2 gates/FA
- Latency: 8 gates to S3
- Throughput: 1 result / 4 gate delays max

Caltech CS184 Winter2005 -- DeHon


Deeper?

- Can we do it again?
- What's our limit?
- Why would we stop?

Caltech CS184 Winter2005 -- DeHon

More Reuse


- Saw could pipeline and reuse FA more frequently
- Suggests we're **wasting** the FA part of the time in non-pipelined



Caltech CS184 Winter2005 -- DeHon

More Reuse (cont.)


- If we're willing to take 8 gate-delay units, do we need 4 FAs?



Caltech CS184 Winter2005 -- DeHon

Ripple Add (pipe view)


Can pipeline to FA.



If don't need throughput, reuse FA on **SAME** addition.

Caltech CS184 Winter2005 -- DeHon

Bit Serial Addition




Assumes LSB first ordering of input data.

Caltech CS184 Winter2005 -- DeHon

Bit Serial Addition: Pipelining

- Latency: 8 gate delays
- Throughput: 1 result / 10 gate delays
- Can squash Cout[3] and do in 1 result/8 gate delays
- registers do have time overhead
 - setup, hold time, clock jitter



Caltech CS184 Winter2005 -- DeHon

Multiplication

- Can be defined in terms of addition
- Ask you to play with implementations and tradeoffs in homework 2


Caltech CS184 Winter2005 -- DeHon

Compute Function

- Compute:
 $y = Ax^2 + Bx + C$
- Assume
 - $D(Mpy) > D(Add)$
 - $A(Mpy) > A(Add)$

Caltech CS184 Winter2005 -- DeHon


Spatial Quadratic



- $D(\text{Quad}) = 2*D(\text{Mpy}) + D(\text{Add})$
- Throughput $1/(2*D(\text{Mpy}) + D(\text{Add}))$
- $A(\text{Quad}) = 3*A(\text{Mpy}) + 2*A(\text{Add})$

Caltech CS184 Winter2005 -- DeHon


Pipelined Spatial Quadratic



- $D(\text{Quad}) = 3*D(\text{Mpy})$
- Throughput $1/D(\text{Mpy})$
- $A(\text{Quad}) = 3*A(\text{Mpy}) + 2*A(\text{Add}) + 6*A(\text{Reg})$

Caltech CS184 Winter2005 -- DeHon

Bit Serial Quadratic



- data width w; one bit per cycle
- roughly $1/w$ -th the area of pipelined spatial
- roughly $1/w$ -th the throughput
- latency just a little larger than pipelined

Caltech CS184 Winter2005 -- DeHon


Quadratic with Single Multiplier and Adder?

- We've seen reuse to perform the **same** operation
 - pipelining
 - bit-serial, homogeneous datapath
- We can also reuse a resource in time to perform a different role.
 - Here: $x*x$, $A*(x*x)$, $B*x$
 - also: $(Bx)+c$, $(A*x*x)+(Bx+c)$

Caltech CS184 Winter2005 -- DeHon

Quadratic Datapath


- Start with one of each operation
- (alternatives where build multiply from adds... e.g. homework)



Caltech CS184 Winter2005 -- DeHon

Quadratic Datapath


- Multiplier servers multiple roles
 - x^*x
 - $A^*(x^*x)$
 - B^*x
- Will need to be able to steer data (switch interconnections)



Caltech CS184 Winter2005 -- DeHon

Quadratic Datapath


- Multiplier servers multiple roles
 - x^*x
 - $A^*(x^*x)$
 - B^*x
- x, x^*x
- x, A, B



Caltech CS184 Winter2005 -- DeHon

Quadratic Datapath


- Multiplier servers multiple roles
 - x^*x
 - $A^*(x^*x)$
 - B^*x
- x, x^*x
- x, A, B



Caltech CS184 Winter2005 -- DeHon


Quadratic Datapath

- Adder servers multiple roles
 - $(Bx)+c$
 - $(A^*x^*x)+(Bx+c)$
- one always mpy output
- $C, Bx+C$



Caltech CS184 Winter2005 -- DeHon


Quadratic Datapath



Caltech CS184 Winter

Quadratic Datapath


- Add input register for x



Caltech CS184 Winter2005 -- DeHon

Quadratic Control

- Now, we just need to control the datapath
- Control:
 - LD x
 - LD x^2
 - MA Select
 - MB Select
 - AB Select
 - LD $Bx+C$
 - LD Y




Caltech CS184 Winter2005 -- DeHon

FSMD

- FSMD = FSM + Datapath
- Stylization for building controlled datapaths such as this (a **pattern**)
- Of course, an FSMD is just an FSM
 - it's often easier to think about as a datapath
 - synthesis, AP&R tools have been notoriously bad about discovering/exploiting datapath structure

Caltech CS184 Winter2005 -- DeHon

Quadratic FSMD



Caltech CS184 Winter2005 -


Quadratic FSMD Control

- S0: if (go) LD_X; goto S1
 - else goto S0
- S1: MA_SEL=x, MB_SEL[1:0]=x, LD_x*x
 - goto S2
- S2: MA_SEL=x, MB_SEL[1:0]=B
 - goto S3
- S3: AB_SEL=C, MA_SEL=x*x, MB_SEL=A
 - goto S4
- S4: AB_SEL=Bx+C, LD_Y
 - goto S0

Caltech CS184 Winter2005 -- DeHon

Quadratic FSMD Control


- S0: if (go) LD_X; goto S1
 - else goto S0
- S1: MA_SEL=x, MB_SEL[1:0]=x, LD_x*x
 - goto S2
- S2: MA_SEL=x, MB_SEL[1:0]=B
 - goto S3
- S3: AB_SEL=C, MA_SEL=x*x, MB_SEL=A
 - goto S4
- S4: AB_SEL=Bx+C, LD_Y
 - goto S0



Caltech CS184 Winter2005 -- DeHon

Quadratic FSM

- Latency: $5 \cdot (D(MPY) + D(\text{mux3}))$
- Throughput: $1/\text{Latency}$
- Area: $A(\text{Mpy}) + A(\text{Add}) + 5 \cdot A(\text{Reg}) + 2 \cdot A(\text{Mux2}) + A(\text{Mux3}) + A(\text{QFSM})$



Caltech CS184 Winter2005 -- DeHon

Big Ideas [MSB Ideas]

- Can build arithmetic out of logic
- Pipelining:
 - increases parallelism
 - allows reuse in time (same function)
- Control and Sequencing
 - reuse in time for different functions
- Can tradeoff Area and Time

Caltech CS184 Winter2005 -- DeHon

Big Ideas [MSB-1 Ideas]

- Area-Time Tradeoff in Adders
- Parallel Prefix
- FSMD control style

Caltech CS184 Winter2005 -- DeHon