

# CS184a: Computer Architecture (Structure and Organization)


Day 20: February 27, 2005  
Retiming 2:  
Structures and Balance



Caltech CS184 Winter2005 -- DeHon

## Last Time


- Saw how to formulate and automate retiming:
  - start with network
  - calculate minimum achievable  $c$ 
    - $c$  = cycle delay (clock cycle)
  - make  $c$ -slow if want/need to make  $c=1$
  - calculate new register placements and move



Caltech CS184 Winter2005 -- DeHon

## Last Time

- Systematic transformation for retiming
  - “justify” mandatory registers in design



Caltech CS184 Winter2005 -- DeHon

3

## Today

- Retiming in the Large
- Retiming Requirements
- Retiming Structures

Caltech CS184 Winter2005 -- DeHon

4


## Retiming in the Large

Caltech CS184 Winter2005 -- DeHon

5

## Align Data / Balance Paths

Day3:  
registers  
to align data



Caltech CS184 Winter2005 -- DeHon

6

## Systolic Data Alignment

- Bit-level max
  - $X_w$
  - $X_{w-1}$
  - $X_{w-2}$
  - $Y_w$
  - $Y_{w-1}$
  - $Y_{w-2}$

Caltech CS184 Winter2005 -- DeHon

## Serialization

- Serialization
  - greater serialization  $\rightarrow$  deeper retiming
  - **total:** same    **per compute:** larger

Caltech CS184

8

## Data Alignment

- For video (2D) processing
  - often work on local windows
  - retime scan lines
- E.g.
  - edge detect
  - smoothing
  - motion est.

Caltech CS184 Winter2005 -- DeHon

## Image Processing

- See Data in raster scan order
  - adjacent, horizontal bits easy
  - adjacent, vertical bits
    - scan line apart

Caltech CS184 Winter2005 -- DeHon

10

## Wavelet

- Data stream for horizontal transform
  - $N$  = image width
- Data stream for vertical transform
  - $N$  = image width

Caltech CS184 Winter2005 -- DeHon

## Retiming in the Large

- Aside from the local retiming for cycle optimization (last time)
- Many intrinsic needs to retime data for correct use of compute engine
  - some very deep
  - often arise from serialization

12

Caltech CS184 Winter2005 -- DeHon

## Reminder: Temporal Interconnect

- Retiming  $\equiv$  Temporal Interconnect
- Function of *data* memory
  - perform retiming

## Requirements not Unique

- Retiming requirements are not unique to the problem
- Depends on algorithm/implementation
- Behavioral transformations can alter significantly

## Requirements Example

$$Q = A * B + C * D + E * F$$

- |   |   |
|---|---|
| <ul style="list-style-type: none"> <li>• For <math>l \leftarrow 1</math> to <math>N</math> <ul style="list-style-type: none"> <li>– <math>t1[l] \leftarrow A[l] * B[l]</math></li> </ul> </li> <li>• For <math>l \leftarrow 1</math> to <math>N</math> <ul style="list-style-type: none"> <li>– <math>t2[l] \leftarrow C[l] * D[l]</math></li> </ul> </li> <li>• For <math>l \leftarrow 1</math> to <math>N</math> <ul style="list-style-type: none"> <li>– <math>t3[l] \leftarrow E[l] * F[l]</math></li> </ul> </li> <li>• For <math>l \leftarrow 1</math> to <math>N</math> <ul style="list-style-type: none"> <li>– <math>t2[l] \leftarrow t1[l] + t2[l]</math></li> </ul> </li> <li>• For <math>l \leftarrow 1</math> to <math>N</math> <ul style="list-style-type: none"> <li>– <math>Q[l] \leftarrow t2[l] + t3[l]</math></li> </ul> </li> </ul> | <ul style="list-style-type: none"> <li>• For <math>l \leftarrow 1</math> to <math>N</math> <ul style="list-style-type: none"> <li>– <math>t1 \leftarrow A[l] * B[l]</math></li> <li>– <math>t2 \leftarrow C[l] * D[l]</math></li> <li>– <math>t1 \leftarrow t1 + t2</math></li> <li>– <math>t2 \leftarrow E[l] * F[l]</math></li> <li>– <math>Q[l] \leftarrow t1 + t2</math></li> </ul> </li> <li>• left <math>\Rightarrow</math> 3N regs</li> <li>• right <math>\Rightarrow</math> 2 regs</li> </ul> |
|---|---|

## Retiming Requirements

## Flop Experiment #1

- Pipeline/C-slow/retime to single LUT delay per cycle
  - MCNC benchmarks to 256 4-LUTs
  - **no interconnect accounting**

Number of Registers	1	2	3	4	5	6	7	8	9	10
Percentage	72	16	4.5	2.2	1.3	0.96	1.2	0.46	0.12	0.11

– average 1.7 registers/LUT (some circuits 2--7)

## Flop Experiment #2

- Pipeline and retime to HSRA cycle
  - place on HSRA
  - single LUT or interconnect timing domain
  - same MCNC benchmarks

Number of Registers	1	2	3	4	5	6	7	8	9	10	>10
Percentage	60	6.9	5.9	3.8	4.3	2.7	2.6	1.9	1.5	1.2	9.2

– average 4.7 registers/LUT

## Value Reuse Profiles

- What is the distribution of retiming distances needed?
  - Balance of retiming and compute
  - Fraction which need various depths
  - Like wire-length distributions....

## Value Reuse Profiles




Figure 3-1 A value's definition and its two uses.

## Example Value Reuse Profile




Figure 3-4 Sample VRP, from tomcat.

[Huang&Shen/Micro 1995] 21


## Interpreting VRP

- Huang and Shen data assume small number of Ops per cycle
- What happens if exploit more parallelism?
  - Values reused more frequently
  - Distances shorten

Recall

## Serialization

- Serialization
  - greater serialization  $\rightarrow$  deeper retiming
  - **total:** same **per compute:** larger



## Idea

- Task, implemented with a given amount of parallelism
  - Will have a distribution of retiming requirements
  - May differ from task to task
  - May vary independently from compute/interconnect requirements
  - Another balance issue to watch
  - May need a canonical way to measure
    - Like Rent?

## Midpoint Admin

- Final Exercise

Caltech CS184 Winter2005 -- DeHon

25

## Retiming Structure

Caltech CS184 Winter2005 -- DeHon

26

## Structures


- How do we implement programmable retiming?
- Concerns:
  - Area:  $\lambda^2/\text{bit}$
  - Throughput: bandwidth (bits/time)
  - Latency important when do not know when we will need data item again

Caltech CS184 Winter2005 -- DeHon

27

## Just Logic Blocks

- Most primitive
  - build flip-flop out of logic blocks
    - $I \leftarrow D^*/\text{Clk} + I^*\text{Clk}$
    - $Q \leftarrow Q^*/\text{Clk} + I^*\text{Clk}$
  - Area: 2 LUTs (800K  $\rightarrow$  1M  $\lambda^2/\text{LUT}$  each)
  - Bandwidth: 1b/cycle




Caltech CS184 Winter2005 -- DeHon

28

## Optional Output

- Real flip-flop (optionally) on output




- flip-flop:  $4-5K\lambda^2$
- Switch to select:  $\sim 5K\lambda^2$
- Area: 1 LUT (800K  $\rightarrow$  1M  $\lambda^2/\text{LUT}$ )
- Bandwidth: 1b/cycle

Caltech CS184 Winter2005 -- DeHon

29

## Separate Flip-Flops

- Network flip flop w/ own interconnect
  - + can deploy where needed
  - requires more interconnect
  - + Vary LUT/FF ratio
    - Arch. Parameter
- Assume routing  $\propto$  inputs
  - 1/4 size of LUT
  - Area:  $200K\lambda^2$  each
  - Bandwidth: 1b/cycle



Caltech CS184 Winter2005 -- DeHon

30

## Deeper Options

- Interconnect / Flip-Flop is expensive
- How do we avoid?

Caltech CS184 Winter2005 -- DeHon

31


## Deeper

- Implication
  - don't need result on every cycle
  - number of regs > bits need to see each cycle
  - → lower bandwidth acceptable
    - → less interconnect

Caltech CS184 Winter2005 -- DeHon

32

## Deeper Retiming



Caltech CS184 Winter2005 -- DeHon

33

## Output

- Single Output
  - Ok, if don't need other timings of signal
- Multiple Output
  - more routing




Caltech CS184 Winter2005 -- DeHon

34

## Input


- More registers ( $K \times$ )
  - $7-10K\lambda^2/\text{register}$
  - $4\text{-LUT} \Rightarrow 30-40K\lambda^2/\text{depth}$
- No more interconnect than unretimed
  - **open**: compare savings to additional reg. cost
  - Area: 1 LUT ( $1M+d*40K\lambda^2$ ) get  $Kd$  regs
    - $d=4, 1.2M\lambda^2$
  - Bandwidth:  $K/\text{cycle}$ 
    - $1/d$  th capacity





Caltech CS184 Winter2005 -- DeHon

35

## HSRA Input



Caltech CS184 Winter2005 -- DeHon



Recall

### Flop Experiment #2




- Pipeline and retime to HSRA cycle
  - place on HSRA
  - single LUT or interconnect timing domain
  - same MCNC benchmarks


Number of Registers	1	2	3	4	5	6	7	8	9	10	>10
Percentage	60	6.9	5.9	3.8	4.3	2.7	2.6	1.9	1.5	1.2	9.2

– average 4.7 registers/LUT

39

Caltech CS184 Winter2005 -- DeHon





### Register File

- From MIPS-X
  - $1K\lambda^2/\text{bit} + 500\lambda^2/\text{port}$
  - $\text{Area}(\text{RF}) = (d+6)(W+6)(1K\lambda^2 + \text{ports} * 500\lambda^2)$
- $w \gg 6, d \gg 6 \quad l+o=2 \Rightarrow 2K\lambda^2/\text{bit}$
- $w=1, d \gg 6 \quad l+o=4 \Rightarrow 35K\lambda^2/\text{bit}$ 
  - comparable to input chain
- More efficient for wide-word cases

Caltech CS184 Winter2005 -- DeHon 44

### Xilinx CLB

- Xilinx 4K CLB
  - as memory
  - works like RF
- Area:  $1/2 \text{ CLB } (640K\lambda^2)/16 \approx 40K\lambda^2/\text{bit}$ 
  - but need 4 CLBs to control
- Bandwidth:  $1b/2 \text{ cycle } (1/2 \text{ CLB})$ 
  - $1/16$  th capacity

Caltech CS184 Winter2005 -- DeHon 45

### Memory Blocks

- SRAM bit  $\approx 1200\lambda^2$  (large arrays)
- DRAM bit  $\approx 100\lambda^2$  (large arrays)
- Bandwidth:  $W \text{ bits} / 2 \text{ cycles}$ 
  - usually single read/write
  - $1/2^A$  th capacity

Caltech CS184 Winter2005 -- DeHon 46

### Disk Drive

- Cheaper per bit than DRAM/Flash
  - (not MOS, no  $\lambda^2$ )
- Bandwidth: 60MB/s
  - For 4ns array cycle
    - $\sim 2b/\text{cycle} @ 480\text{Mb/s}$

Caltech CS184 Winter2005 -- DeHon 47

### Hierarchy/Structure Summary

- “Memory Hierarchy” arises from area/bandwidth tradeoffs
  - Smaller/cheaper to store words/blocks
    - (saves routing and control)
  - Smaller/cheaper to handle long retiming in larger arrays (reduce interconnect)
  - High bandwidth out of registers/shallow memories

$\lambda^2$	DRAM	SRAM	RF bit	FF/RF	RFx1	XC	In FF	net FF	FF/LUT
bw/cap.	100	1200	2K	5K	40K	40K	75K	200K	800K
	$1/10^7$	$1/10^5-10^3$	$1/100$	$1/100$	$1/16$	$1/4$	$1/1$	$1/1$	$1/1$

Caltech CS184 Winter2005 -- DeHon 48



## Modern FPGAs

- Output Flop (depth 1)
- Use LUT as Shift Register (16)
- Embedded RAMs (16Kb)
- Interface off-chip DRAM (~0.1—1Gb)
- No retiming in interconnect
  - ....yet

Caltech CS184 Winter2005 -- DeHon

49

## Modern Processors

- DSPs have accumulator (depth 1)
- Inter-stage pipelines (depth 1)
  - Lots of pipelining in memory path...
- Reorder Buffer (4—32)
- Architected RF (16, 32, 128)
- Actual RF (256, 512...)
- L1 Cache (~64Kb)
- L2 Cache (~1Mb)
- L3 Cache (10-100Mb)
- Main Memory in DRAM (~10-100Gb)

Caltech CS184 Winter2005 -- DeHon

50

## Big Ideas [MSB Ideas]

- Tasks have a wide variety of retiming distances (depths)
- Retiming requirements affected by high-level decisions/strategy in solving task
- Wide variety of retiming costs
  - $100 \lambda^2 \rightarrow 1M \lambda^2$
- Routing and I/O bandwidth
  - big factors in costs
- Gives rise to memory (retiming) hierarchy

Caltech CS184 Winter2005 -- DeHon

51