

# CS184a: Computer Architecture (Structure and Organization)

Day 17: February 15, 2005  
Interconnect 5: Meshes



Caltech CS184 Winter2005 -- DeHon

## Previous

- Saw we needed to exploit locality/structure in interconnect
- Saw a mesh might be useful
  - **Question:** how does  $w$  grow?
- Saw Rent's Rule as a way to characterize structure

Caltech CS184 Winter2005 -- DeHon

2


## Today

- Mesh:
  - Channel width bounds
  - Linear population
  - Switch requirements
  - Routability
  - Segmentation
  - Clusters
  - Commercial

Caltech CS184 Winter2005 -- DeHon

3

## Mesh




Caltech CS184 Winter2005 -- DeHon

4

## Mesh Channels

- Lower Bound on  $w$ ?
- Bisection Bandwidth
  - $BW \propto N^p$
  - $N^{0.5}$  channels in bisection

$$W \propto \frac{N^p}{\sqrt{N}} = N^{(p-0.5)}$$




Caltech CS184 Winter2005 -- DeHon

5

## Straight-forward Switching Requirements

- Switching Delay?
- Total Switches?




Caltech CS184 Winter2005 -- DeHon

6

## Switch Delay

- Switching Delay:  $2\sqrt{N_{\text{subarray}}}$ 
  - worst case:  $N_{\text{subarray}} = N$




Caltech CS184 Winter2005 -- DeHon

7

## Total Switches

- Switches per switchbox:
  - $4 \cdot 3w \times w / 2 = 6w^2$
  - Bidirectional switches
    - $(N \rightarrow W \text{ same as } W \rightarrow N)$
    - double count




Caltech CS184 Winter2005 -- DeHon

8

## Total Switches

- Switches per switchbox:
  - $4 \cdot 3w \times w / 2 = 6w^2$
- Switches into network:
  - $(K+1)w$
- Switches per PE:
  - $6w^2 + (K+1)w$
  - $w = cN^{p-0.5}$
  - Total  $\propto N^{2p-1}$
- Total Switches:  $N^*(Sw/PE) \propto N^{2p}$



Caltech CS184 Winter2005 -- DeHon

9

## Routability?


- Asking if you can route in a given channel width is:
  - NP-complete

Caltech CS184 Winter2005 -- DeHon

10

## Traditional Mesh Population


- Switchbox contains only a linear number of switches in channel width



Caltech CS184 Winter2005 -- DeHon

## Linear Mesh Switchbox

- Each entering channel connect to:
  - One channel on each remaining side (3)
  - 4 sides
  - $W$  wires
  - Bidirectional switches
    - $(N \rightarrow W \text{ same as } W \rightarrow N)$
    - double count
  - $3 \times 4 \times W / 2 = 6W$  switches
    - vs.  $6w^2$  for full population




Caltech CS184 Winter2005 -- DeHon

12

## Total Switches

- Switches per switchbox:
  - $6w$
- Switches into network:
  - $(K+1)w$
- Switches per PE:
  - $6w + (K+1)w$
  - $w = cN^{p-0.5}$
  - Total  $\propto N^{p-0.5}$
- Total Switches:  $N^*(Sw/PE) \propto N^{p+0.5} > N$




Caltech CS184 Winter2005 -- DeHon

13

## Total Switches

- Total Switches
  - $\propto N^{p+0.5}$
  - $N < N^{p+0.5} < N^{2p}$
- Switches grow faster than nodes
- Wires grow faster than switches



Caltech CS184 Winter2005 -- DeHon

14

## Checking Constants


- Wire pitch =  $8\lambda$
- switch area =  $2500 \lambda^2$
- wire area:  $(8w)^2$
- switch area:  $6 \times 2500 w^2$
- crossover
  - $w=234$  ?
  - (practice smaller)

Caltech CS184 Winter2005 -- DeHon

15

## Checking Constants: Full Population

- Wire pitch =  $8\lambda$
- switch area =  $2500 \lambda^2$
- wire area:  $(8w)^2$
- switch area:  $6 \times 2500 w^2$
- effective wire pitch:
  - $120 \lambda$
  - $\sim 15$  times pitch



Caltech CS184 Winter2005 -- DeHon

16

## Practical


- Just showed:
  - would take  $15 \times$  Mapping Ratio for linear population to take same area as full population (once crossover to wire dominated)
- Can afford to not use some wires perfectly
  - to reduce switches

Caltech CS184 Winter2005 -- DeHon

17

## Diamond Switch

- Typical switchbox pattern:
  - Used by Xilinx
- Many less switches, but cannot guarantee will be able to use all the wires
  - may need more wires than implied by Rent, since cannot use all wires
  - this was already true...now more so




Caltech CS184 Winter2005 -- DeHon

18

## Universal SwitchBox

- Same number of switches as diamond
- **Locally:** can guarantee to satisfy any set of requests
  - request = direction through swbox
  - as long as meet channel capacities
  - and order on all channels irrelevant
  - can satisfy
- Not a global property
  - no guarantees between swboxes




Caltech CS184 Winter2005 -- DeHon

## Diamond vs. Universal?

- Universal routes strictly more configurations

Universal

Xilinx




20

Caltech CS184 Winter2005 -- DeHon

## Inter-Switchbox Constraints

- Channels connect switchboxes
- For valid route, must satisfy all adjacent switchboxes



Caltech CS184 Winter2005 -- DeHon

## Mapping Ratio?

- How bad is it?
- How much wider do channels have to be?
- Mapping Ratio:
  - detail channel width required / global ch width

22

Caltech CS184 Winter2005 -- DeHon

## Mapping Ratio


- Empirical:
  - Seems plausible, constant in practice
- Theory/provable:
  - There is no Constant Mapping Ratio
    - At least detail/global
  - can be arbitrarily large!

23

Caltech CS184 Winter2005 -- DeHon

## Domain Structure


- Once enter network (choose color) can only switch within domain



24

Caltech CS184 Winter2005 -- DeHon


## Detail Routing as Coloring



Caltech CS184 Winter2005 -- DeHon

25

## Detail Routing as Coloring




- Global Route channel width = 2
- Detail Route channel width = N
  - Can make arbitrarily large difference

Caltech CS184 Winter2005 -- DeHon

26

## Detail Routing as Coloring



Caltech CS184 Winter2005 -- DeHon

27

## Routability

- Domain Routing is NP-Complete
  - can reduce coloring problem to domain selection
    - *i.e.* map adjacent nodes to same channel
    - Previous example shows basic shape
  - (another reason routers are slow)

Caltech CS184 Winter2005 -- DeHon

28

## Routing


- Lack of detail/global mapping ratio
  - Says detail can be arbitrarily worse than global
  - Say global not necessarily predict detail
  - Argument against decomposing mesh routing into global phase and detail phase
    - Modern FPGA routers do not

Caltech CS184 Winter2005 -- DeHon

29

## Segmentation

- To improve speed (decrease delay)
- Allow wires to bypass switchboxes
- Maybe save switches?
- Certainly cost more wire tracks




Caltech CS184 Winter2005 -- DeHon

Day 13

### Buffered Delay

- Chip: 7mm side, 70nm sq. (45nm process)
  - $10^5$  squares across chip
- $L_{\text{seg}} \approx 10^4$  sq.
- 10 segments:
  - Each of delay  $2 T_{\text{gate}}$
  - $T_{\text{cross}} = 20 \times 30\text{ps} = 600\text{ps}$
  - **Compare: 4ns**

Caltech CS184 Winter2005 -- DeHon 31



### Segmentation

- Segment of Length  $L_{\text{seg}}$ 
  - 6 switches per switchbox visited
  - Only enters a switchbox every  $L_{\text{seg}}$
  - SW/sbox/track of length  $L_{\text{seg}} = 6/L_{\text{seg}}$

Caltech CS184 Winter2005 -- DeHon 33

### Segmentation

- Reduces switches on path  $\sqrt{N/L_{\text{seg}}}$
- May get fragmentation
- Another cause of unusable wires

Caltech CS184 Winter2005 -- DeHon 34

### Segmentation: Corner Turn Option


- Can you corner turn in the middle of a segment?
- If can, need one more switch
- $\text{SW/sbox/track} = 5/L_{\text{seg}} + 1$

Caltech CS184 Winter2005 -- DeHon 35

### VPR Segment 4 Pix

Caltech CS184 Winter2005 -- DeHon 36

## VPR Segment 4 Route




Caltech CS184 Winter2005 -- DeHon

37

## C-Box Depopulation

- Not necessary for every input to connect to every channel
- Saw last time:
  - $K \times (N - K + 1)$  switches
- Maybe use less?




Caltech CS184 Winter2005 -- DeHon

38

## IO Population


- Toronto Model
  - $F_c$  fraction of tracks which an input connects to
- IOs spread over 4 sides
- Maybe show up on multiple
  - Shown here: 2



Caltech CS184 Winter2005 -- DeHon

39

## IO Population




Caltech CS184 Winter2005 -- DeHon

40

## Leaves Not LUTs

- Recall cascaded LUTs
- Often group collection of LUTs into a Logic Block



Caltech CS184 Winter2005 -- DeHon

## Logic Block






Figure 3: Logic cluster structure.

[Betz+Rose/IEEE D&T 1998] 42



Caltech CS184 Winter2005 -- DeHon



- ### Review: Mesh Design Parameters
- Cluster Size
    - Internal organization
  - LB IO (Fc, sides)
  - Switchbox Population and Topology
  - Segment length distribution
  - Switch rebuffering
- Caltech CS184 Winter2005 -- DeHon 45

### Commercial Parts

Caltech CS184 Winter2005 -- DeHon 46





## Virtex II




Figure 48: Routing Resources

49

Caltech CS184 Winter2005 -- DeHon

## Virtex II Interconnect Resources




Figure 49: Hierarchical Routing Resources

50

Caltech CS184 Winter2005 -- DeHon

## Big Ideas [MSB Ideas]

- Mesh natural 2D topology
  - Channels grow as  $\Omega(N^{p-0.5})$
  - Wiring grows as  $\Omega(N^{2p})$
  - Linear Population:
    - Switches grow as  $\Omega(N^{p+0.5})$ 
      - Worse than shown for hierarchical
    - Unbounded global  $\rightarrow$  detail mapping ratio
    - Detail routing NP-complete

51

Caltech CS184 Winter2005 -- DeHon

## Big Ideas [MSB-1 Ideas]

- Segmented/bypass routes
  - can reduce switching delay
  - costs more wires (fragmentation of wires)

52

Caltech CS184 Winter2005 -- DeHon