

## CS184a: Computer Architecture (Structure and Organization)

Day 12: February 2, 2005  
Compute 2:  
Cascades, ALUs, PLAs



Caltech CS184 Winter2003 -- DeHon

## Last Time

- LUTs
  - area
  - structure
  - big LUTs vs. small LUTs with interconnect
  - design space
  - optimization

2

Caltech CS184 Winter2003 -- DeHon

## Today


- Cascades
- ALUs
- PLAs

3

Caltech CS184 Winter2003 -- DeHon

## Last Time

- Larger LUTs
  - Less interconnect delay
- + General: Larger compute blocks
  - Minimize interconnect crossings
- Large LUTs
  - Not efficient for typical logic structure



4

Caltech CS184 Winter2003 -- DeHon

## Different Structure

- How can we have “larger” compute nodes (less general interconnect) without paying huge area penalty of large LUTs?


5

Caltech CS184 Winter2003 -- DeHon

## Structure in subgraphs



- Small LUTs capture structure
- What structure does a small-LUT-mapped netlist have?

Caltech CS184 Winter2003 -- DeHon




## Structure

- LUT sequences ubiquitous




Caltech CS184 Winter2003 -- DeHon

## Hardwired Logic Blocks




Single Output

Caltech CS184 Winter2003 -- DeHon




o

## Hardwired Logic Blocks




Two outputs



9

Caltech CS184 Winter2003 -- DeHon

## Delay Model




- $T_{\text{cascade}} = T(3\text{-LUT}) + T(\text{mux})$
- Don't pay
  - General interconnect
  - Full 4-LUT delay

Caltech CS184 Winter2003 -- DeHon

10

## Options



11

Caltech CS184 Winter2003 -- DeHon

## Chung & Rose Study




Figure 8: Delay Study HLB Topologies

Caltech CS184 Winter2003 -- DeHon

[Chung & Rose, DAC '92]

12

## Cascade LUT Mappings

Logic Block	$N_R$	% decr in $N_R$	$D_{tot}$ (ns)	% decr in $D_{tot}$
K4	5.4	0	30	0
L2-2	4.2	22	26	13
L2-3	3.4	37	22	27
L2-4	3.1	43	21	30
L2-5	3.0	44	21	30
L3-3.2	4.0	26	25	17
L3-4.2	3.0	44	21	30
L3-4.3	3.1	43	21	30
L3-5.2.2	3.1	43	21	30
L3-5.3	3.0	44	21	30
L3-5.4	2.9	46	20	33
L3-6.4	2.8	48	20	33

Table 3: Delay Performance of Different HILBs

[Chung & Rose, DAC '92]


Caltech CS184 Winter2003 -- DeHon

13

Bench	Cnt	3-imp L2-9	X4000 CLB	4-imp L2-8	4-imp L3-8
lmp2	60	36	26	19	19
ah2	77	71	48	37	37
ah4	126	122	82	61	61
ah4x	126	122	82	61	61
t0	22	20	16	12	12
c1355	131	91	80	59	59
c8	21	17	15	11	11
c9	17	9	8	7	7
cml62a	8	5	5	4	4
comp	27	17	14	13	13
const	21	14	13	10	10
decode	19	10	8	6	6
mmx	10	5	5	5	5
vda	96	97	70	52	52
ldm	5	3	3	3	3
Tot HILBs	653	961	421	320	
HILB Bits	15672	22440	20208	20380	
HILB pins	0.70	0.70	0.69	0.69	
Ratios	1.06	1	0.89	0.88	

Table 2: Area Measures of Different HILBs

## ALU vs. Cascaded LUT?



Caltech CS184 Winter2003 -- DeHon

14


## Datapath Cascade

- ALU/LUT (datapath) Cascade
  - Long “serial” path w/out general interconnect
  - Pay only Tmux and nearest-neighbor interconnect

Caltech CS184 Winter2003 -- DeHon

15

## 4-LUT Cascade ALU




Caltech CS184 Winter2003 -- DeHon

16

## ALU vs. LUT ?

- Compare/contrast
- ALU
  - Only subset of ops available
  - Denser coding for those ops
  - Smaller
  - ...but interconnect dominates
  - [Datapath width orthogonal to function]




17

Caltech CS184 Winter2003 -- DeHon

## Parallel Prefix LUT Cascade?

- Can we do better than NxTmux?
- Can we compute LUT cascade in  $O(\log(N))$  time?
- Can we compute mux cascade using parallel prefix?




- Can we make mux cascade associative?

Caltech CS184 Winter2003 -- DeHon

18

## Parallel Prefix Mux cascade

- How can mux transform  $S \rightarrow \text{mux-out}$ ?
  - $A=0, B=0 \rightarrow \text{mux-out}=0$
  - $A=1, B=1 \rightarrow \text{mux-out}=1$
  - $A=0, B=1 \rightarrow \text{mux-out}=S$
  - $A=1, B=0 \rightarrow \text{mux-out}=/S$




19

Caltech CS184 Winter2003 -- DeHon

## Parallel Prefix Mux cascade

- How can mux transform  $S \rightarrow \text{mux-out}$ ?
  - $A=0, B=0 \rightarrow \text{mux-out}=0$  Stop = S
  - $A=1, B=1 \rightarrow \text{mux-out}=1$  Generate = G
  - $A=0, B=1 \rightarrow \text{mux-out}=S$  Buffer = B
  - $A=1, B=0 \rightarrow \text{mux-out}=/S$  Invert = I




20

Caltech CS184 Winter2003 -- DeHon

## Parallel Prefix Mux cascade

- How can 2 muxes transform input?
- Can I compute 2-mux transforms from 1 mux transforms?



21

Caltech CS184 Winter2003 -- DeHon

## Two-mux transforms

- |                      |                      |                      |                      |
|----------------------|----------------------|----------------------|----------------------|
| • SS $\rightarrow$ S | • GS $\rightarrow$ S | • BS $\rightarrow$ S | • IS $\rightarrow$ S |
| • SG $\rightarrow$ G | • GG $\rightarrow$ G | • BG $\rightarrow$ G | • IG $\rightarrow$ G |
| • SB $\rightarrow$ S | • GB $\rightarrow$ G | • BB $\rightarrow$ B | • IB $\rightarrow$ I |
| • SI $\rightarrow$ G | • GI $\rightarrow$ S | • BI $\rightarrow$ I | • II $\rightarrow$ B |

22

Caltech CS184 Winter2003 -- DeHon


## Generalizing mux-cascade

- How can N muxes transform the input?
- Is mux transform composition associative?

23

Caltech CS184 Winter2003 -- DeHon

## Parallel Prefix Mux-cascade



24

Caltech CS184 Winter2003 -- DeHon

## “ALU”s Unpacked

### Traditional/Datapath ALUs

1. SIMD/Datapath Control
  - Architecture variable  $w$
2. Long Cascade
  - Typically also  $w$ , but can shorter/longer
  - Amenable to parallel prefix implementation in  $O(\log(w))$  time w/  $O(w)$  space
3. Restricted function
  - Reduces instruction bits
  - Reduces expressiveness

25


Caltech CS184 Winter2003 -- DeHon

## Commercial Devices

26

Caltech CS184 Winter2003 -- DeHon

## Xilinx XC4000 CLB



Caltech CS184 Winter2003 -- DeHon

## Xilinx Virtex-II





Figure 14: Virtex-II CLB Element


28







Caltech CS184 Winter2003 -- DeHon



Caltech CS184 Winter2003 -- DeHon

29





## Wired-or

- Connect series of inputs to wire
- Any of the inputs can drive the wire high




37

Caltech CS184 Winter2003 -- DeHon

## Wired-or

- Implementation with Transistors




38

Caltech CS184 Winter2003 -- DeHon

## Programmable Wired-or


- Use some memory function to programmable connect (disconnect) wires to OR
- Fuse:



Caltech CS184 Winter2003 -- DeHon


## Programmable Wired-or

- Gate-memory model



Caltech CS184 Winter2003

## Diagram Wired-or




41

Caltech CS184 Winter2003 -- DeHon

## Wired-or array


- Build into array
  - Compute many different **or** functions from set of inputs



Caltech CS184 Winter2003 -- DeHon

## Combined or-arrays to PLA


- Combine two or (**nor**) arrays to produce PLA (**and-or** array)



Caltech CS184 Winter2003 -- DeHon

## PLA


- Can implement each **and** on single line in first array
- Can implement each **or** on single line in second array



Caltech CS184 Winter2003 -- DeHon

## PLA

- Efficiency questions:
  - Each **and/or** is linear in total number of potential inputs (not actual)
  - How many product terms between arrays?



Caltech CS184 Winter2003 -- DeHon

## PLA Product Terms

- Can be exponential in number of inputs
- E.g. n-input **xor** (parity function)
  - When flatten to two-level logic, requires exponential product terms
  - $a^*!b+a^*b^*$
  - $a^*!b^*!c+a^*b^*!c+a^*!b^*c+a^*b^*c$
- ...and shows up in important functions
  - Like addition...

Caltech CS184 Winter2003 -- DeHon

46

## PLAs

- Fast Implementations for large ANDs or ORs
- Number of P-terms **can be** exponential in number of input bits
  - most complicated functions
  - not exponential for many functions
- Can use arrays of small PLAs
  - to exploit structure
  - like we saw arrays of small memories last time

Caltech CS184 Winter2003 -- DeHon







47

## PLAs vs. LUTs?

- Look at Inputs, Outputs, P-Terms
  - minimum area (one study, see paper)
  - $K=10, N=12, M=3$
- A(PLA 10,12,3) comparable to 4-LUT?
  - 80-130%?
  - 300% on ECC (structure LUT can exploit)
- Delay?
  - Claim 40% fewer logic levels (4-LUT)
    - (general interconnect crossings)

Caltech CS184 Winter2003 -- DeHon

[Kouloheris & El Gamal/CICC'92] 48



## Big Ideas [MSB-1 Ideas]

- Better structure match with hardwired LUT cascades

55