

## CS184a: Computer Architecture (Structure and Organization)


Day 20: March 3, 2003 Control





Caltech CS184 Winter2003 -- DeHon






































































			Sin	gle Cont	ovt	Con	text per S	State	Ratio	Delta
	FSM	States	Levels	Natur	Area		NALUT	Area	Amalia	Levels
Target)	10141	510165	204013	PALCT	$(M\lambda^2)$	204013	MALUT	$(M\lambda^2)$	A sangle	101013
Û	bbara	10	6	25	22.0	1	6	9.5	0.43	5
Š	bbsse	16	4	50	43.9	3	12	24.6	0.56	ĩ
$\mathbf{O}$	bbtas	6	3	7	6.1	ĭ	5	6.34	1.0	2
<u> </u>	beecount	7	4	14	12.3	i	7	9.4	0.77	3
<b>T</b>	cse	16	6	83	72.9	2	15	30.7	0.42	4
	dk14	7	4	58	50.9	ĩ	8	10.8	0.21	3
	dk15	4	12	25	22.0	i	7	7.8	0.35	11
	dk16	27	5	80	70.2	i	8	23.2	0.33	4
	dk17	8	6	19	16.7	1	6	8.5	0.51	5
Ø	dk512	15	2	20	17.6	i	7	13.8	0.79	ĩ
()	donfile	24	2	46	40.4	1	6	16.0	0.40	1
2	ex1	20	2 7	120	105.4	2	26	61.4	0.58	5
1	ex4	14	7	21	18.4	1	13	24.6	1.33	6
	exó	8	5	57	50.0	1	11	15.7	0.31	4
$\smile$	keyb	19	7	112	98.3	4	14	32.0	0.32	3
_	mc	4	2	8	7.0	1	7	7.8	1.10	1
	modulo12	12	6	12	10.5	1	5	8.7	0.82	5
$\overline{}$	planet	48	6	150	131.7	1	25	113.6	0.86	5
0	pma	24	6	82	72.0	2	15	40.1	0.56	4
-	s1	20	5	137	120.3	5	25	59.0	0.49	0
<u>+</u>	s1488	48	6	152	133.5	3	27	122.7	0.92	3
	sla	20	5	72	63.2	7	21	49.6	0.78	-2
T	s208	18	4	38	33.4	1	7	15.4	0.46	3
	\$27	6	2	5	4.4	1	4	5.1	1.20	1
artition (Area	s386	13	5	42	36.9	2	12	21.8	0.59	3
<u>L</u>	s420	18	3	40	35.1	1	7	15.4	0.44	2
	s510	47	5	54	47.4	1	13	58.1	1.22	4
	s8	5	4	12	10.5	1	4	4.7	0.45	3
	s820	25	6	92	80.8	3	30	82.5	1.02	3
—	sand	32	7	178	156.3	5	30	98.9	0.63	2
nll	SSE	16	4	50	43.9	3	12	24.6	0.56	1
11	styr	30	7	186	163.3	4	21	65.9	0.40	3
	ťbk	32	8	340	298.5	6	33	108.8	0.36	2
ech CS184 Wir	Averag	е							0.64	3

Partition ( <sub>Delay</sub> Target)	FSM		Single Context			Context per State			Ratio	Delta
		States	Levels	NALUT	Area	Levels	N <sub>4LUT</sub>	Area	Amatic A vengle	Levels
				40.4.2.1	$(M\lambda^2)$		· · · · · · · ·	$(M\lambda^2)$	A verigite	
Ŭ i	bbara	10	3	40	35.1	1	6	9.5	0.27	2
n n	bbsse	16	3	60	52.7	2	14	28.7	0.54	ī
, e	bbtas	6	2	9	7.9	1	5	6.3	0.80	i
	beecount	7	2	19	16.7	1	7	9.4	0.57	1
	CSO	16	4	97	85.2	2	15	30.7	0.36	2
	dk14	7	3	67	58.8	1	8	10.8	0.18	2
_	dk15	4	3	37	32.5	1	7	7.8	0.24	2
-	dk16	27	3	83	72.9	1	8	23.2	0.32	2
<b>&gt;</b>	dk17	8	2	26	22.8	1	6	8.5	0.37	1
ה	dk512	15	2	20	17.6	1	7	13.8	0.79	1
<u></u>	donfile	24	2	46	40.4	1	6	16.0	0.40	1
U U	ex1	20	4	151	132.6	2	26	61.4	0.46	2
Õ	ex4	14	2	25	22.0	1	13	24.6	1.12	1
_ <b></b>	exó	8	3	62	54.4	1	11	15.7	0.29	2
$\smile$	keyb	19	4	150	131.7	3	26	59.3	0.45	1
	mc	4	2	8	7.0	1	7	7.8	1.10	1
	modulo12	12	1	13	11.4	1	5	8.7	0.76	0
Ξ	planet	48	4	172	151.0	1	25	113.6	0.75	3
0	pma	24	4	139	122.0	2	15	40.1	0.33	2
	sl	20	4	195	171.2	3	30	70.8	0.41	1
	s1488	48	4	183	160.7	2	28	127.2	0.79	2
	sla	20	3	107	93.9	4	30	70.8	0.75	-1
	s208	18	3	40	35.1	1	7	15.4	0.44	2
	s27	6	2	5	4.4	1	4	5.0	1.16	1
	s386	13	4	54	47.4	2	12	21.8	0.46	2
$\mathbf{O}$	s420	18	3	40	35.1	1	7	15.4	0.44	2
	s510	47	3	76	66.7	1	13	58.1	0.87	2
	s8	5	2	13	11.4	1	4	4.8	0.42	1
	s820	25	3	137	120.3	3	30	82.5	0.69	0
n	sand	32	4	224	196.7	3	43	141.7	0.72	1
	SS <del>O</del>	16	3	60	52.7	2	14	28.7	0.54	1
11	styr	30 32	5 5	285 510	250.2	3	23 42	72.2	0.29	2
	tbk		5	510	447.8	4	42	138.4		· ·
Caltech CS184 Winter20	Averag	е							0.56	1.36










Partition to Fixed Number of Contexts										
		Best	Are	a Rati	io by I	Numb	er of	Conte	ext	
FSM	States Single Dense Encodings									
		Context	1	2	4	8	16	32	64	
Area Target										
average ratio		1.00	1.51	0.86	0.63	0.56	0.70	1.09	1.92	
average delta		0.00	-0.27	0.33	1.27	2.18	2.70	3.03	3.06	
Delay Target										
average ratio		1.00	1.45	1.05	0.59	0.50	0.62	0.95	1.67	
average delta		0.00	-0.91	-0.48	0.06	0.64	0.91	1.15	1.21	
<i>N.B.</i> - more realistic, device has fixed number of contexts.										



	Memory FSM Compare											
(small)												
				Min	Integral	Memory	FPGA	8-ctx DPGA				
FSM	states	ins	outs	(M $\lambda^2$ )	Addr. & Data Organization	area (Mλ <sup>2</sup> )	<b>area</b> (Μλ <sup>2</sup> )	area (Mλ <sup>2</sup> )				
bbtas	6	2	2	0.1	2 <sup>5</sup> ×5	0.2	6.1	7.1				
dk15	4	3	5	0.3	2 <sup>5</sup> ×7	0.3	21.9	10.0				
dk17	8	2	3	0.2	2 <sup>5</sup> ×∕	0.2	16.7	8.5				
dk512	15	1	3	0.3	2 <sup>5</sup> ×7	0.3	17.6	10.0				
mc	4	3	5	0.3	2 <sup>5</sup> ×7	0.3	7.0	10.0				
modulo12	12	1	1	0.1	2 <sup>5</sup> ×5	0.2	10.5	7.1				
beecount	7	3	4	0.5	2 <sup>6</sup> ×7	0.5	12.3	10.0				
dk14	7	3	5	0.5	2 <sup>6</sup> ×8	0.6	50.9	11.4				
dk16	27	2	3	1.0	2 <sup>7</sup> ×8	1.3	70.2	11.4				
donfile	24	2	1	0.7	2 <sup>7</sup> ×6	0.9	40.4	8.5				
s27	6	4	1	0.5	2 <sup>7</sup> ×4	0.6	4.4	5.7				
s8	5	4	1	0.4	2 <sup>7</sup> ×4	0.6	10.5	5.7				
bbara	10	4	2	1.2	2 <sup>8</sup> ×∕	1.8	21.9	11.4				
exó	8	5	8	3.4	2 <sup>8</sup> ×11	3.4	50.0	15.7				
ex4	14	6	9	14.0	2 <sup>10</sup> ×13	16.0	18.4	18.5				
bbsse	16	7	7	27.0	2 <sup>11</sup> ×11	27.0	43.9	21.4				
cse	16	7	7	27.0	2 <sup>11</sup> ×11	27.0	72.9	27.1				
tbk	32	6	3	19.7	2 <sup>11</sup> ×8	19.7	298.5	68.4				

				Min	Integral	Memory	FPGA	8-ctx DPGA
FSM	states	ins	outs	area	Addr. & Data	area	area	area
				$(M\lambda^2)$	Organization	(Μλ <sup>2</sup> )	$(M\lambda^2)$	$(M\lambda^2)$
sse	16	7	7	27.0	2 <sup>11</sup> ×11	27.0	43.9	21.4
s386	13	7	7	22.9	2 <sup>11</sup> ×11	27.0	36.9	18.5
keyb	19	7	2	20.4	2 <sup>12</sup> ×7	34.4	98.3	31.3
planet	48	7	19	184.3	2 <sup>13</sup> ×25	245.8	131.7	54.1
pma	24	8	8	95.8	2 <sup>13</sup> ×13	127.8	72.0	34.2
sl	20	8	6	67.6	2 <sup>13</sup> ×11	108.1	120.3	62.7
sla	20	8	6	67.6	2 <sup>13</sup> ×11	108.1	63.2	54.1
exl	20	9	19	294.9	2 <sup>14</sup> ×24	471.9	105.4	55.5
s1488	48	8	19	368.6	2 <sup>14</sup> ×25	491.5	133.5	74.0
styr	30	9	10	276.5	2 <sup>14</sup> ×15	294.9	163.3	57.0
s208	18	11	2	309.7	2 <sup>16</sup> ×7	550.5	33.4	12.8
sand	32	11	9	1101.0	2 <sup>16</sup> ×14	1101.0	156.3	62.7
s820	25	18	19	188743.7	2 <sup>23</sup> ×24	241591.9	80.8	64.1
s420	18	19	2	79272.3	2 <sup>24</sup> ×7	140928.6	35.1	14.2
s510	47	19	7	384408.9	2 <sup>25</sup> ×13	523449.1	47.4	25.6

## Memory FSM Compare (notes) Memory selected was "optimally" sized to problem in practice, not get to pick memory allocation/organization for each FSM no interconnect charged Memory operate in single cycle but cycle slowing with inputs Smaller for <11 state+input bits</li> Memory size not affected by CAD quality (FPGA/DPGA is)

