

CS184a: Computer Architecture (Structures and Organization)

Day3: October 2, 2000
Arithmetic and Pipelining

Last Time

- Boolean logic \Rightarrow computing **any** finite function
- Sequential logic \Rightarrow computing **any** finite automata
 - included some functions of unbounded size
- Saw gates and registers
 - ...and a few properties of logic

Today

- Addition
 - organization
 - design space
 - area, time
- Pipelining
- Temporal Reuse
 - area-time tradeoffs

Example: Bit Level Addition

- Addition
 - (everyone knows how to do addition base 2, right?)

C: 1101101000

A: 0110110101

B: 0110010110

S: ~~0~~1110010110

1

Addition Base 2

- $A = a_{n-1} * 2^{(n-1)} + a_{n-2} * 2^{(n-2)} + \dots + a_1 * 2^1 + a_0 * 2^0$
 $= \Sigma (a_i * 2^i)$
- $S = A + B$
- $s_i = \text{xor carry}_i (\text{xor } a_i \text{ } b_i)$
- $\text{carry}_i = \text{or} (a_{i-1} + b_{i-1} + \text{carry}_{i-1}) \geq 2$
 $= (\text{or} (\text{and } a_{i-1} \text{ } b_{i-1}) (\text{and } a_{i-1} \text{ } \text{carry}_{i-1}))$
 $(\text{and } b_{i-1} \text{ } \text{carry}_{i-1}))$




Adder Bit

- $S = (\text{xor } a \text{ } b \text{ } \text{carry})$
- $t = (\text{xor2 } a \text{ } b); s = (\text{xor2 } t \text{ } \text{carry})$
- $\text{xor2} = (\text{and} (\text{not} (\text{and2 } a \text{ } b))$
 $(\text{not} (\text{and2} (\text{not } a) (\text{not } b))))$
- $\text{carry} = (\text{not} (\text{and2} (\text{not} (\text{and2 } a \text{ } b)) (\text{and2}$
 $(\text{not} (\text{and2 } b \text{ } \text{carry})) (\text{not} (\text{and2 } a \text{ } \text{carry}))))))$

Ripple Carry Addition



- Shown operation of each bit
- Often convenient to define logic for each bit, then assemble:

– bit slice



Caltech CS184a Fall2000 -- DeHon

Ripple Carry Analysis



- Area: $O(N)$ [$6n$]
- Delay: $O(N)$ [$2n$]

Caltech CS184a Fall2000 -- DeHon

8

Can we do better?


- Function of $2n$ inputs
- last time: saw could have delay n
- other have delay $\log(n)$
 - consider: $2n$ -input and, $2n$ -input or

Important Observation

- Do we have to wait for the carry to show up to begin doing useful work?
 - We do have to know the carry to get the right answer.
 - But, it can only take on two values

Idea

- Compute both possible values and select correct result when we know the answer




Preliminary Analysis

- DRA--Delay Ripple Adder
- $DRA(n) = k*n$
- $DRA(n) = 2*DRA(n/2)$
- DP2A-- Delay Predictive Adder
- $DP2A = DRA(n/2) + D(\text{mux}2)$
- ...almost half the delay!

Recurse

- If something works once, do it again.
- Use the predictive adder to implement the first half of the addition

Recurse




Recurse

- If something works once, do it again.
- Use the predictive adder to implement the first half of the addition
- $DP4A(n) = DRA(n/4) + D(\text{mux}2) + D(\text{mux}2)$
- $DP4A(n) = DRA(n/4) + 2 * D(\text{mux}2)$

Recurse

- By now we realize we've been using the wrong recursion
 - should be using the DPA in the recursion
- $DPA(n) = DPA(n/2) + D(\text{mux}2)$
- $DPA(n) = \log_2(n) * D(\text{mux}2) + C$

Resulting RPA [and a few more optimizations]




Caltech CS184a Fall2000 -- DeHon

17

RPA Analysis

- Delay: $O(\log(n))$
- Area: $O(n)$
 - maybe $n \log(n)$ when consider wiring...
- bounded fanout




Caltech CS184a Fall2000 -- DeHon


18

Constructive RPA

- Each block (I,J) may
 - propagate or squash a carry in
 - generate a carry out
 - can compute $PG(I,J)$
 - in terms of $PG(I,K)$ and $PG(K,J)$ ($I < K < J$)
- $PG(I,J) + \text{carry}(I)$
 - is enough to calculate $\text{Carry}(J)$



Resulting RPA



Note: Constants Matter

- Watch the constants
- Asymptotically this RPA is great
- For small adders can be smaller with
 - fast ripple carry
 - larger combining than 2-ary tree
 - mix of techniques
- ...will depend on the technology primitives and cost functions

Two's Complement

- Everyone seemed to know Two's complement
- 2's complement:
 - positive numbers in binary
 - negative numbers
 - subtract 1 and invert
 - (or invert and add 1)

Two's Complement

- $2 = 010$
- $1 = 001$
- $0 = 000$
- $-1 = 111$
- $-2 = 110$

Addition of Negative Numbers?

- ...just works

A: 111	A: 110	A: 111	A: 111
B: 001	B: 001	B: 010	B: 110
S: 000	S: 111	S: 001	S: 101

Subtraction

- Negate the subtracted input and use adder
 - which is:
 - invert input and add 1
 - works for both positive and negative input

$$-001 \rightarrow 110 + 1 = 111$$

$$-111 \rightarrow 000 + 1 = 001$$

$$-000 \rightarrow 111 + 1 = 000$$

$$-010 \rightarrow 101 + 1 = 110$$


$$-110 \rightarrow 001 + 1 = 010$$

Caltech CS184a Fall2000 -- DeHon

25

Subtraction (add/sub)

- Note: you can use the “unused” carry input at the LSB to perform the “add 1”



Caltech CS184a Fall2000 -- DeHon

26

Overflow?

A: 111	A: 110	A: 111	A: 111
B: 001	B: 001	B: 010	B: 110
S: 000	S: 111	S: 001	S: 101

A: 001	A: 011	A: 111
B: 001	B: 001	B: 100
S: 010	S: 100	S: 011

- Overflow when sign-bit and carry differ
(when signs of inputs are same)

Caltech CS184a Fall2000 -- DeHon

27


Reuse

Caltech CS184a Fall2000 -- DeHon

28

Reuse

- In general, we want to reuse our components in time
 - not disposable logic
- How do we do that?
 - Wait until done, someone's used output




Caltech CS184a Fall2000 -- DeHon

29

Reuse: “Waiting” Discipline


- Use registers and timing (or acknowledgements) for orderly progression of data



Caltech CS184a Fall2000 -- DeHon

30

Example: 4b Ripple Adder




- Recall 2 gates/FA
- Latency: 8 gates to S₃
- Throughput: 1 result / 8 gate delays max

Caltech CS184a Fall2000 -- DeHon

31

Can we do better?




Caltech CS184a Fall2000 -- DeHon

32

Align Data / Balance Paths

Good discipline
to
line up pipe
stages
in diagrams.




Caltech CS184a Fall2000 -- DeHon

33

Stagger Inputs


- Correct if expecting $A, B[3:2]$ to be staggered one cycle behind $A, B[1:0]$
- ...and succeeding stage expects $S[3:2]$ staggered from $S[1:0]$



Caltech CS184a Fall2000 -- DeHon

34

Example: 4b RA pipe 2




- Recall 2 gates/FA
- Latency: 8 gates to S3
- Throughput: 1 result / 4 gate delays max

Deeper?

- Can we do it again?
- What's our limit?
- Why would we stop?

More Reuse

- Saw could pipeline and reuse FA more frequently
- Suggests we're wasting the FA part of the time in non-pipelined




Caltech CS184a Fall2000 -- DeHon

7

More Reuse (cont.)

- If we're willing to take 8 gate-delay units, do we need 4 FAs?




Caltech CS184a Fall2000 -- DeHon

38


Ripple Add (pipe view)

Can pipeline to FA.



If don't need throughput,
reuse FA on SAME
addition.


Bit Serial Addition



Assumes LSB
first ordering of
input data.

Bit Serial Addition: Pipelining

- Latency: 8 gate delays
- Throughput: 1 result / 10 gate delays
- Can squash Cout[3] and do in 1 result/8 gate delays
- registers do have time overhead
 - setup, hold time, clock jitter



Multiplication

- Can be defined in terms of addition
- Ask you to play with implementations and tradeoffs in homework 2

Compute Function

- Compute:


$$y = Ax^2 + Bx + C$$

- Assume

- $D(\text{Mpy}) > D(\text{Add})$


- $A(\text{Mpy}) > A(\text{Add})$

Spatial Quadratic



- $D(\text{Quad}) = 2 * D(\text{Mpy}) + D(\text{Add})$
- Throughput $1 / (2 * D(\text{Mpy}) + D(\text{Add}))$
- $A(\text{Quad}) = 3 * A(\text{Mpy}) + 2 * A(\text{Add})$

Pipelined Spatial Quadratic




- $D(\text{Quad}) = 2 * D(\text{Mpy}) + D(\text{Add})$
- Throughput $1/D(\text{Mpy})$
- $A(\text{Quad}) = 3 * A(\text{Mpy}) + 2 * A(\text{Add}) + 6A(\text{Reg})$

Caltech CS184a Fall2000 -- DeHon

45

Bit Serial Quadratic



- data width w ; assume multiply like on hwrk
- roughly $1/w$ -th the area of pipelined spatial
- roughly $1/w$ -th the throughput
- latency just a little larger than pipelined

Caltech CS184a Fall2000 -- DeHon


46

Quadratic with Single Multiplier and Adder?

- We've seen reuse to perform the **same** operation
 - pipelining
 - bit-serial, homogeneous datapath
- We can also reuse a resource in time to perform a different role.
 - Here: $x*x$, $A*(x*x)$, $B*x$
 - also: $(Bx)+c$, $(A*x*x)+(Bx+c)$


Quadratic Datapath

- Start with one of each operation
- (alternatives where build multiply from adds...e.g. homework)



Quadratic Datapath

- Multiplier servers multiple roles
 - $x*x$
 - $A*(x*x)$
 - $B*x$
- Will need to be able to steer data (switch interconnections)




Caltech CS184a Fall2000 -- DeHon

49

Quadratic Datapath

- Multiplier servers multiple roles
 - $x*x$
 - $A*(x*x)$
 - $B*x$
- $x, x*x$
- x, A, B




Caltech CS184a Fall2000 -- DeHon

50

Quadratic Datapath

- Multiplier servers multiple roles
 - $x*x$
 - $A*(x*x)$
 - $B*x$
- $x, x*x$
- x, A, B




Caltech CS184a Fall2000 -- DeHon

51

Quadratic Datapath


- Adder servers multiple roles
 - $(Bx)+c$
 - $(A*x*x)+(Bx+c)$
- one always mpy output
- $C, Bx+C$



Caltech CS184a Fall2000 -- DeHon

52


Quadratic Datapath



Caltech CS184a Fall200

Quadratic Datapath

- Add input register for x




Caltech CS184a Fall2000 -- DeHon

54

Quadratic Control

- Now, we just need to control the datapath
- Control:
 - LD x
 - LD $x*x$
 - MA Select
 - MB Select
 - AB Select
 - LD $Bx+C$
 - LD Y



Caltech CS184a Fall2000 -- DeHon


FSMD

- FSMD = FSM + Datapath
- Stylization for building controlled datapaths such as this
- Of course, an FSMD is just an FSM
 - it's often easier to think about as a datapath
 - synthesis, AP&R tools have been notoriously bad about discovering/exploiting datapath structure

Caltech CS184a Fall2000 -- DeHon

56

Quadratic FSMD



Caltech CS184a Fall2000 -- De

57

Quadratic FSMD Control


- S0: if (go) LD_X; goto S1
 - else goto S0
- S1: MA_SEL=x, MB_SEL[1:0]=x, LD_x*x
 - goto S2
- S2: MA_SEL=x, MB_SEL[1:0]=B
 - goto S3
- S3: AB_SEL=C, MA_SEL=x*x, MB_SEL=A
 - goto S4
- S4: AB_SEL=Bx+C, LD_Y
 - goto S0

Caltech CS184a Fall2000 -- DeHon

58

Quadratic FSMD Control


- S0: if (go) LD_X; goto S1
 - else goto S0
- S1: MA_SEL=x,MB_SEL[1:0]=x, LD_x*x
 - goto S2
- S2: MA_SEL=x,MB_SEL[1:0]=B
 - goto S3
- S3: AB_SEL=C,MA_SEL=x*x, MB_SEL=A
 - goto S4
- S4: AB_SEL=Bx+C, LD_Y
 - goto S0



Caltech CS184a Fall2000 -- DeHon

Quadratic FSM

- Latency: $5 * D(\text{MPY})$
- Throughput: $1 / \text{Latency}$
- Area: $A(\text{Mpy}) + A(\text{Add}) + 5 * A(\text{Reg}) + 2 * A(\text{Mux2}) + A(\text{Mux3}) + A(\text{QFSM})$



Caltech CS184a Fall2000 -- DeHon

60

Big Ideas [MSB Ideas]

- Can build arithmetic out of logic
- Pipelining:
 - increases parallelism
 - allows reuse in time (same function)
- Control and Sequencing
 - reuse in time for different functions
- Can tradeoff Area and Time

Big Ideas [MSB-1 Ideas]

- Area-Time Tradeoff in Adders
- FSM control style