

CS137: Electronic Design Automation

Day 15: March 8, 2002
Routing 1



CALTECH CS137 Winter2004 -- DeHon

Today

- Custom/Semi-custom Routing
- Slicing
- Channel Routing
- Over-the-Cell/Multilayer

CALTECH CS137 Winter2004 -- DeHon

Routing Problem

- Where to wires run?
- Once know where blocks live,
 - where do the wires go?
 - In such a way as to:
 - Fit in fixed resources
 - Minimize resource requirements
 - (channel width \rightarrow area)

CALTECH CS137 Winter2004 -- DeHon


Variants

- Gate-Array
- Standard-Cell
- Full Custom

CALTECH CS137 Winter2004 -- DeHon

Gate Array


- Fixed Grid
- Fixed row and column width
- Must fit into array channel capacity



CALTECH CS137 Winter2004 -- DeHon

Gate Array


- Challenge
 - Everyone can't use same channel



CALTECH CS137 Winter2004 -- DeHon

Gate Array


- Opportunities
 - Choice in paths
 - How exploit freedom to:
 - Meet channel limits
 - Minimize channel width



CALTECH CS137 Winter2004 -- DeHon

Semicustom Array


- Float Channel widths as needed
- Becomes a questions of minimizing total channel widths



CALTECH CS137 Winter2004 -- DeHon

Row-based Standard Cell


- Variable size
 - Cells
 - Channels
- Primary route within row
- Vertical feed throughs



CALTECH CS137 Winter2004 -- DeHon

Standard Cell Gates


- IOs on one or both sides
- Design in Feed-thru



CALTECH CS137 Winter2004 -- DeHon

Full Custom / Macroblock


- Allow arbitrary geometry
 - Place larger cells
 - E.g. memory
 - Datapath blocks



CALTECH CS137 Winter2004 -- DeHon

Channel Routing


- Key subproblem in all variants
- Pseudo 1D problem
- **Given:** set of terminals on one or both sides of channel
- Assign to tracks to minimize channel width



CALTECH CS137 Winter2004 -- DeHon

Std.Cell → Channel Route


- Plan feed through
- Channel route each row



CALTECH CS137 Winter2004 -- DeHon

Macroblock → Channel Route


- **Slice** into pieces
- Route each as channel
- Work inside out
- Expand channels as needed
- Complete in one pass



CALTECH CS137 Winter2004 -- DeHon

Not all Assemblies Sliceable


- No horizontal or vertical slice will separate
- Prevents ordering so can route in one pass



CALTECH CS137 Winter2004 -- DeHon

Switchbox Routing


- Box with 3 or 4 sides fixed
- Try to route signals with
- Identify in macroblock...



CALTECH CS137 Winter2004 -- DeHon

Switchbox Route

- Terminals on 4 sides
- Link up terminal




CALTECH CS137 Winter2004 -- DeHon

Channel Routing

CALTECH CS137 Winter2004 -- DeHon

Trivial Channel Routing


- Assign every net its own track



CALTECH CS137 Winter2004 -- DeHon

Trivial Channel Routing


- Assign every net its own track
 - Channel width $> N$ (single output functions)
 - Chip bisection $\propto N \rightarrow$ chip area N^2



CALTECH CS137 Winter2004 -- DeHon

Sharing Tracks


- Want to Minimize tracks used
- Trick is to share tracks



CALTECH CS137 Winter2004 -- DeHon

Not that Easy


- With Two sides
 - Even assigning one track/signal may not be enough



CALTECH CS137 Winter2004 -- DeHon

Not that Easy

- With Two sides
 - Even assigning one track/signal may not be enough




Bad
assignment
Overlap:
A,B
B,C

CALTECH CS137 Winter2004 -- DeHon

Not that Easy

- With Two sides
 - Even assigning one track/signal may not be enough




Valid
assignment
avoids
overlap

CALTECH CS137 Winter2004 -- DeHon

Not that Easy

- With Two sides
 - Even assigning one track/signal may not be enough



There are vertical constraints on ordering

CALTECH CS137 Winter2004 -- DeHon

Vertical Constraints

- For vertically aligned pins:
 - With single “vertical” routing layer
 - Cannot have distinct top pins on a lower track than bottom pins
 - Leads to vertical overlap
 - Produces constraint that top wire be higher track than lower
 - Combine across all top/bottom pairs
 - Leads to a Vertical Constraint Graph (VCG)

CALTECH CS137 Winter2004 -- DeHon

Channel Routing Complexity

- With Vertical Constraints
 - Problem becomes NP-complete
- Without Vertical Constraints
 - Can be solved optimally
 - Tracks = maximum channel density
 - Greedy algorithm

CALTECH CS137 Winter2004 -- DeHon

No Vertical Constraints

- Single-sided channel
 - (no top and bottom pins)
- Three layers for routing
 - Two vertical channels allow top and bottom pins to cross
 - May not be best way to use 3 layers...

CALTECH CS137 Winter2004 -- DeHon

Left-Edge Algorithm

1. Sort nets on leftmost end position
2. Start next lowest track; end=0
3. While there are unrouted nets with lowest left position > end of this track
 - Select unrouted net with lowest left position > end
 - Place selected net on this track
 - Update end position on this track to be end position of selected net
4. If nets remain, return to step 2

Greedy, optimal.

CALTECH CS137 Winter2004 -- DeHon

Example: Left-Edge

- Top: 0 1 6 1 2 3 5
- Bottom: 6 3 5 4 0 2 4
- Nets:
 - 0:1—5
 - 1:2—4
 - 2:5—6
 - 3:2—6
 - 4:4—7
 - 5:3—7
 - 6:1—3

FUTURE:

rename nets
to alpha

Note: show up
as numbers in
conv. Channel
routing file
formats.

CALTECH CS137 Winter2004 -- DeHon

Example: Left-Edge

- Top: 0 1 6 1 2 3 5
- Bottom: 6 3 5 4 0 2 4
- Nets:
 - 0:1—5
 - 1:2—4
 - 2:5—6
 - 3:2—6
 - 4:4—7
 - 5:3—7
 - 6:1—3
- Sort Left Edge:
 - 0:1—5
 - 6:1—3
 - 1:2—4
 - 3:2—6
 - 5:3—7
 - 4:4—7
 - 2:5—6

CALTECH CS137 Winter2004 -- DeHon

Example: Left-Edge

- Top: 0 1 6 1 2 3 5
- Bottom: 6 3 5 4 0 2 4
- Sort Left Edge:
 - Track 0:
 - End 0
 - Add 0:1—5
 - End 5
 - 0:1—5
 - 6:1—3
 - 1:2—4
 - 3:2—6
 - 5:3—7
 - 4:4—7
 - 2:5—6

CALTECH CS137 Winter2004 -- DeHon

Example: Left-Edge

- Top: 0 1 6 1 2 3 5
- Bottom: 6 3 5 4 0 2 4
- Sort Left Edge:
 - Track 0: 0:1—5
 - 6:1—3
 - 1:2—4
 - 3:2—6
 - 5:3—7
 - 4:4—7
 - 2:5—6
 - Track 1:
 - End 0
 - 6:1—3
 - End 3
 - 4: 4—7
 - End 7

CALTECH CS137 Winter2004 -- DeHon

Example: Left-Edge

- Top: 0 1 6 1 2 3 5
- Bottom: 6 3 5 4 0 2 4
- Sort Left Edge:
 - Track 0: 0:1—5
 - 1:2—4
 - 3:2—6
 - 5:3—7
 - 2:5—6
 - Track 1: 6:1—3, 4:4—7
 - Track 2:
 - End 0
 - 1:2—4
 - End 4
 - 2:5—6
 - End 6

CALTECH CS137 Winter2004 -- DeHon


Example: Left-Edge

- Top: 0 1 6 1 2 3 5
- Bottom: 6 3 5 4 0 2 4
- Sort Left Edge:
 - Track 0: 0:1—5
 - Track 1: 6:1—3, 4:4—7
 - Track 2: 1:2—4, 2:5—6
 - Track 3: 3:2—6
 - Track 4: 5:3—7

CALTECH CS137 Winter2004 -- DeHon

Example: Left-Edge

- Top: 0 1 6 1 2 3 5
- Bottom: 6 3 5 4 0 2 4
- Track 0: 0:1—5
- Track 1: 6:1—3, 4:4—7
- Track 2: 1:2—4, 2:5—6
- Track 3: 3:2—6
- Track 4: 5:3—7



CALTECH CS137 Winter2004 -- DeHon


Constrained Left-Edge

1. Construct VCG
2. Sort nets on leftmost end position
3. Start new track; end=0
4. While there are nets that have
 - ✓ No descendents in VCG
 - ✓ And left edge > end
 1. Place net on track and update end
 2. Delete net from list, VCG
5. If there are still nets left to route, return to 2

CALTECH CS137 Winter2004 -- DeHon

Example: Constrained Left-Edge


- Top: 0 1 6 1 2 3 5
- Bottom: 6 3 5 4 0 2 4
- Nets:
 - 0:1—5
 - 1:2—4
 - 3:2—6
 - 3:5—6
 - 4:4—7
 - 5:3—7
 - 6:1—3
- Vertical Constraints
 - 0→6
 - 1→3
 - 6→5
 - 1→4
 - 2→0
 - 3→2
 - 5→4



CALTECH CS137 Winter2004 -- DeHon

Example: ...


- Top: 0 1 6 1 2 3 5
- Bottom: 6 3 5 4 0 2 4
- Sort Left Edge:
 - 0:1—5
 - 6:1—3
 - 1:2—4
 - 3:2—6
 - 5:3—7
 - 4:4—7
 - 2:5—6
- Track 0:
 - 4:4—7
- Track 1:
 - 5:3—7
- Track 2:
 - 6:1—3
- Track 3:
 - 0:1—5
- Track 4:
 - 2:5—6
- Track 5:
 - 3:2—6
- Track 6:
 - 1:2—4



CALTECH CS137 Winter2004 -- DeHon

Example: Left-Edge


- Top: 0 1 6 1 2 3 5
- Bottom: 6 3 5 4 0 2 4
- 4:4—7
- 5:3—7
- 6:1—3
- 0:1—5
- 2:5—6
- 3:2—6
- 1:2—4



CALTECH CS137 Winter2004 -- DeHon

VCG Cycles


- Top: 1 1 2
- Bottom: 2 3 1
- VCG:



CALTECH CS137 Winter2004 -- DeHon

VCG Cycles


- No channel ordering satisfies VCG
- Must relax **artificial** constraint of single horizontal track per signal
- **Dogleg**: split horizontal run into multiple track segments
- In general, can reduce track requirements




CALTECH CS137 Winter2004 -- DeHon

Dogleg Cycle Elimination

- Top: 1 1 2
- Bottom: 2 3 1
- VCG:





- Top: 1a 1a/1b 2
- Bottom: 2 3 1b
- VCG:



CALTECH CS137 Winter2004 -- DeHon

Dogleg Cycle Elimination

- Top: 1a 1a/1b 2
- Bottom: 2 3 1b
- VCG:



CALTECH CS137 Winter2004 -- DeHon


Dogleg Algorithm

1. Break net into segments at pin positions
2. Build VCG based on segments
3. Run constrained on segments rather than full wires


CALTECH CS137 Winter2004 -- DeHon

Dogleg Example

- Top: 1 1 2 - 2 3
- Bottom: 2 3 - 3 4 4





1 1 2a/2b - 2b 3b
2a 3a - 3a/b 4 4



CALTECH CS137 Winter2004 -- DeHon

No Dogleg



- Top: 1 1 2 - 2 3
- Bottom: 2 3 - 3 4 4



CALTECH CS137 Winter2004 -- DeHon

With Dogleg



- Top: 1 1 2a/2b - 2b 3b
- Bottom: 2a 3a - 3a/b 4 4



CALTECH CS137 Winter2004 -- DeHon


Other Freedoms


- Swap equivalent pins
 - *E.g.* nand inputs equivalent
- Mirror cells
 - if allowed electrically
- Choose among cell instances
 - Permute pins



CALTECH CS137 Winter2004 -- DeHon

Exploit Freedom To


- Reduce channel density
 
- Reduce/Eliminate vertical constraints
 - Cycles
 - VCG height



CALTECH CS137 Winter2004 -- DeHon

Over The Cell


- Compute maximal independent set
 - To find nets can be routed in 1 layer (planar) over cell
 - MIS can be computed in $O(n^2)$ time with dynamic programming
- Then route residual connections in channel
- Works on 2-metal if only M1 in cell
 - Feedthrus in M1



CALTECH CS137 Winter2004 -- DeHon



Multilayer

- With 3 layer
 - Can run channel over cells
 - Put Terminals in center of cell



CALTECH CS137 Winter2004 -- DeHon

Channel Over Cell



CALTECH CS137 Winter2004 -- DeHon

Route Over Cells

- If channel width $<$ cell height
 - Routing completely on top of cells
- If channel width $>$ cell height
 - Cell area completely hidden under routing channel
 - More typical case
 - Especially for large rows

CALTECH CS137 Winter2004 -- DeHon

Summary

- Decompose Routing
- Channel Routing
- Left-Edge
- Vertical Constraints
- Exploiting Freedom
 - Dogleg, pin swapping
- Routing over logic

CALTECH CS137 Winter2004 -- DeHon

Reminder

- Wednesday last lecture
 - EAS course feedback forms
- Read: Pathfinder for Wednesday
 - online

CALTECH CS137 Winter2004 -- DeHon

Big Ideas

- Decompose Problem
 - Divide and conquer
- Interrelation of components
- Structure: special case can solve optimally
- Technique: Greedy algorithm
- Use greedy as starting point for more general algorithm