

# CS137: Electronic Design Automation

Day 11: February 18, 2004  
Placement  
(Intro, Constructive)



CALTECH CS137 Winter2004 -- DeHon

## Today

- Placement Problem
- Partitioning → Placement
- Quadrisection
- Refinement

CALTECH CS137 Winter2004 -- DeHon

# Placement

- **Problem:** Pick locations for all building blocks
  - minimizing energy, delay, area
  - really:
    - minimize wire length
    - minimize channel density

CALTECH CS137 Winter2004 -- DeHon


# Bad Placement

- How bad can it be?
  - Area
  - Delay
  - Energy

CALTECH CS137 Winter2004 -- DeHon

## Bad: Area

- All wires cross bisection
- $O(N^2)$  area
- good:  $O(N)$



CALTECH CS137 Winter2004 -- DeHon


## Bad: Delay

- All critical path wires cross chip
- Delay  $=O(|PATH|^2 * L_{side})$   
– [and  $L_{side}$  as  $O(N)$ ]
- good:  $O(|PATH| * L_{cell})$
- compare 50ps gates to many nanoseconds to cross chip

CALTECH CS137 Winter2004 -- DeHon

# Clock Cycle Radius

- Radius of logic can reach in one cycle (45 nm)
  - Radius 10
    - Few hundred PEs
  - Chip side 600-700 PE
    - 400-500 thousand PEs
  - 100s of cycles to cross



CALTECH CS137 Winter2004 -- DeHon


# Bad: Energy

- All wires cross chip:
  - $O(L_{\text{side}})$  long  $\rightarrow O(L_{\text{side}})$  capacitance per wire
    - Recall Area  $\rightarrow O(N^2)$
    - So  $L_{\text{side}} \rightarrow O(N)$
  - $\times O(N)$  wires  $\rightarrow O(N^2)$  capacitance
- Good:
  - $O(1)$  long wires  $\rightarrow O(N)$  capacitance

CALTECH CS137 Winter2004 -- DeHon

# Distance

- Can we place everything close?




CALTECH CS137 Winter2004 -- DeHon

# “Closeness”

- Try placing “everything” close

Manhattan Distance	Places	Transitive Fanin
1	4	4
2	8	16
3	12	64
$i$	$i$	$i$
$n$	$4n$	$4^n$



CALTECH CS1:


# Problem Characteristics

- Familiar
  - NP Complete
  - local, greedy not work
  - greedy gets stuck in local minima

# Constructive Placement

## Basic Idea

- Partition (bisect) to define halves of chip
  - minimize wire crossing
- Recurse to refine
- When get down to single component, done



## Adequate?


- Does recursive bisection capture the primary constraints of two-dimensional placement?

# Problems

- Greedy, top-down cuts
  - maybe better pay cost early?
- Two-dimensional problem
  - (often) no real cost difference between H and V cuts
- Interaction between subtrees
  - not modeled by recursive bisect


CALTECH CS137 Winter2004 -- DeHon

# Interaction




CALTECH CS137 Winter2004 -- DeHon

## Example




Ideal split  
(not typical)



“Equivalent” split  
ignoring external constraints  
Practically -- makes all H  
cuts also be V cuts

CALTECH CS137 Winter2004 -- DeHon

## Interaction



CALTECH CS137 Winter2004 -- DeHon


# Problem

- Need to keep track of where things are
  - outside of current partition
  - include costs induced by above
- Don't necessarily know where things are
  - still solving problem

CALTECH CS137 Winter2004 -- DeHon

# Improvement: Ordered

- Order operations
- Keep track of existing solution
- Use to constrain or pass costs to next subproblem
- Flow cut
  - use existing in src/sink
  - A nets = src, B nets = sink





CALTECH CS137 Winter2004 -- DeHon

## Improvement: Constrain

- Partition once
- Constrain movement within existing partitions
- Account for both H and V crossings
- Partition next
  - (simultaneously work parallel problems)
  - easy modification to FM

CALTECH CS137 Winter2004 -- DeHon

## Constrain Partition



Solve AB and CD concurrently.

CALTECH CS137 Winter2004 -- DeHon


# Improvement: Quadrisect

- Solve more of problem at once
- Quadrisect:
  - partition into 4 bins simultaneously
  - keep track of costs all around

CALTECH CS137 Winter2004 -- DeHon

# Quadrisect

- Modify FM to work on multiple buckets
- k-way has:
  - $k(k-1)$  buckets
  - $|from| \times |to|$
  - quad  $\rightarrow 12$
- reformulate gains
- update still  $O(1)$



CALTECH CS137 Winter2004 -- DeHon


# Quadrisect

- Cases (15):
  - (1 partition) x 4
  - (2 part) x 6 = (4 choose 2)
  - (3 part) x 4 = (4 choose 3)
  - (4 part) x 1

CALTECH CS137 Winter2004 -- DeHon

# Recurse


- Keep outside constraints
  - (cost effects)
- Don't know detail place
- Model as at center of unrefined region



CALTECH CS137 Winter2004 -- DeHon

## Option: Terminal Propagation


- Abstract inputs as terminals
- Partition based upon
- Represent cost effects on placement/refinement decisions



CALTECH CS137 Winter2004 -- DeHon


## Option: Refine

- Keep refined placement
- Use in cost estimates



CALTECH CS137 Winter2004 -- DeHon

## Problem




- Still have ordering problem
- Earlier subproblems solved with weak constraints from later
  - (cruder placement estimates)
- Solved previous case by flattening
  - ...but in extreme give up divide and conquer

CALTECH CS137 Winter2004 -- DeHon

## Iterate

- After solve later problems
- Relax solution
- Solve earlier problems again with refined placements (cost estimates)
- Repeat until converge



CALTECH CS137 Winter2004 -- DeHon


## Iteration/Cycling

- General technique to deal with phase-ordering problem
  - what order do we perform transformations, make decisions?
  - How get accurate information to everyone
- Still basically greedy

CALTECH CS137 Winter2004 -- DeHon

## Refinement

- Relax using overlapping windows
- Deal with edging effects
- Khang etc. claim 10-15% improve
  - cycle
  - overlap



CALTECH CS137 Winter2004 -- DeHon

## Possible Refinement

- Allow unbalanced cuts
  - most things still work
  - just distort refinement groups
  - allowing unbalance using FM quadrisection looks a bit tricky
  - gives another 5-10% improvement

CALTECH CS137 Winter2004 -- DeHon

## Runtime

- Each gain update still  $O(1)$ 
  - (bigger constants)
  - so, FM partition pass still  $O(N)$
- $O(1)$  iterations expected
- assume  $O(1)$  overlaps exploited
- $O(\log(N))$  levels
  
- Total:  $O(N \log(N))$ 
  - very fast compared to typical annealing
    - (annealing next time)

CALTECH CS137 Winter2004 -- DeHon

# Uses

- Good by self
- Starting point for simulated annealing
  - speed convergence
- With synthesis (both high level and logic)
  - get a quick estimate of physical effects
  - (play role in estimation/refinement at larger level)
- Early/fast placement
  - before willing to spend time looking for best
- For fast placement where time matters
  - FPGAs, online placement?

CALTECH CS137 Winter2004 -- DeHon

# Summary

- Partition to minimize cut size
- Additional constraints to do well
  - Improving constant factors
- Quadrisection
- Keep track of estimated placement
- Relax/iterate/Refine

CALTECH CS137 Winter2004 -- DeHon

# Admin

- Homework #3 due Friday
- No class Monday
- Lecture on Wednesday by Wrighton

# Big Ideas:

- Divide-and-conquer
- Successive Refinement
- Phase ordering: estimate/relax/iterate